m66220sp Mitsumi Electronics, Corp., m66220sp Datasheet
m66220sp
Related parts for m66220sp
m66220sp Summary of contents
Page 1
... OEB WEB I/O BUFFER MEMORY ARRAY OF 256-WORD 8-BIT ROW/COLUMN CONFIGURATION DECODER 21 GND MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX 256 8-BIT MAIL-BOX CHIP SELECT 41 CSB INPUT WRITE ENABLE 40 WEB INPUT NOT READY 39 Not Ready B OUTPUT OUTPUT ENABLE ...
Page 2
... B port is set to the write mode for memory port is set to the read mode for memory. I/O pin I CC High impedance Stand-by D Operation IN D Operation OUT High impedance Operation MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX is specified. Data at the specified address 7 Operation ...
Page 3
... MITSUBISHI DIGITAL ASSP M66220SP/FP 256 This comes into question. When both ports are operating in the write mode as given in(4), reverse data is written into each port and the contents of memory may become uncertain ...
Page 4
... A port Mode setting Access Not Ready A Read , H , Read L , Write H , Write L , Read H L Read , H Write Write L Arbitration Resolved MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX CSA = CSB = “L” B port Access Not Ready Arbitration Resolved A ...
Page 5
... IN CSA or CSB > V – 0.2V CC Another input V > V – 0. < 0.2V 0mA IN OUT (Active port output pin open and MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX Ratings Unit –0.3 ~ +7.0 V –0 0 700 mW –65 ~ 150 C Unit Limits Unit Typ ...
Page 6
... NO t Write hold time from Not Ready ( 10%, unless otherwise noted) CC Parameter = 5V 10%, unless otherwise noted) CC Parameter = 5V 10%, unless otherwise noted) CC Parameter MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX Limits Unit Min. Typ. Max ...
Page 7
... Read cycle No.1 (Address control) ( v(A) I/O ~I Previous cycle data (D ) OUT Read cycle No.2 (CS control en(CS) OE I/O ~I OUT High impedance ) a(A) Data output determined a(A) t a(CS) t a(OE) t en(OE) Data output determined MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX t v(A) t dis(CS) t dis(OE) 7 ...
Page 8
... Do not apply any negative-phase signal from outside when an I/O pin is in output state. 9: The shaded part means a state in which a signal can be “H” or “L” su(A-WEH) t su(CS rec(WE) w(WE su(D) h(D) Data input determined su(A-WEH su(CS) rec(WE) t w(WE h(D) su(D) Data input determined t dis(WE) MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX ...
Page 9
... When the address input is determined before CS transition to “L” Address matching t t NAA NDA t v(A) t a(A) Address A = Address B Address matching t APS t t NAC NDC t en(CS) t a(CS) Address A = Address B MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX Address not matching t NO Data output determined t NO Data output determined 9 ...
Page 10
... WEB (WEA) I/O B~I (I/O A~I I/O B~I (I/O A~I OUT NAA NDA t su(A-WEH su(A) w(WE) t su(D) Data input determined tdis (WE NAC NDC t su(CS) tw (WE en(CS) dis(WE) Address A = Address B MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX h(D) t en(WE su(D) h(D) Data input determined t en(WE) ...
Page 11
... Figure (The capacitance includes stray wiring capacitance and the probe input capacitance 1250 I/O 775 100pF Fig 1. I/O Output Load = 1250 I/O 775 5pF Fig 2. I/O Output Load (to ten, tdis) MITSUBISHI DIGITAL ASSP M66220SP/FP 256 8-BIT MAIL-BOX + 5V 575 Not Ready 50pF Fig 3. Not Ready Output Load 11 ...