sak-xc2264m-72fxxl Infineon Technologies Corporation, sak-xc2264m-72fxxl Datasheet - Page 54

• Manufacturer Part Number: sak-xc2264m-72fxxl
• Description: 16/32-bit Single-chip Microcontroller With 32-bit Performance
• Manufacturer: Infineon Technologies Corporation

3.8
The CAPCOM2 unit supports generation and control of timing sequences on up to
16 channels with a maximum resolution of one system clock cycle (eight cycles in
staggered mode). The CAPCOM2 unit is typically used to handle high-speed I/O tasks
such as pulse and waveform generation, pulse width modulation (PWM), digital to
analog (D/A) conversion, software timing, or time recording with respect to external
events.
Two 16-bit timers (T7/T8) with reload registers provide two independent time bases for
the capture/compare register array.
The input clock for the timers is programmable to a number of prescaled values of the
internal system clock. It may also be derived from an overflow/underflow of timer T6 in
module GPT2. This provides a wide range for the timer period and resolution while
allowing precise adjustments for application-specific requirements. An external count
input for CAPCOM2 timer T7 allows event scheduling for the capture/compare registers
with respect to external events.
The capture/compare register array contains 16 dual purpose capture/compare
registers. Each may be individually allocated to either CAPCOM2 timer T7 or T8 and
programmed for a capture or compare function.
Each register of the CAPCOM2 module has one port pin associated with it.A port pin is
associated with 12 registers of the CAPCOM2 module. This serves as an input pin to
trigger the capture function or as an output pin to indicate the occurrence of a compare
event.
Table 9
Compare Modes
Mode 0
Mode 1
Mode 2
Mode 3
Double Register
Mode
Single Event Mode
Data Sheet
Capture/Compare Unit (CAPCOM2)
Compare Modes (CAPCOM2)
Function
Interrupt-only compare mode;
Several compare interrupts per timer period are possible
Pin toggles on each compare match;
Several compare events per timer period are possible
Interrupt-only compare mode;
Only one compare interrupt per timer period is generated
Pin set ‘1’ on match; pin reset ‘0’ on compare timer overflow;
Only one compare event per timer period is generated
Two registers operate on one pin;
Pin toggles on each compare match;
Several compare events per timer period are possible
Generates single edges or pulses;
Can be used with any compare mode
XC2000 Family Derivatives / Base Line
54
XC2268M/67M, XC2265M/64M/63M
Functional Description
V2.0, 2009-03