sak-xc161cj-16f40f Infineon Technologies Corporation, sak-xc161cj-16f40f Datasheet - Page 17

no-image

sak-xc161cj-16f40f

Manufacturer Part Number
sak-xc161cj-16f40f
Description
16-bit Single-chip Microcontroller
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAK-XC161CJ-16F40F
Manufacturer:
INFINEON
Quantity:
11 400
Part Number:
SAK-XC161CJ-16F40F
Manufacturer:
INFINEON
Quantity:
7
Part Number:
SAK-XC161CJ-16F40F
Manufacturer:
INF
Quantity:
5 510
Part Number:
SAK-XC161CJ-16F40F
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
sak-xc161cj-16f40f BB
Manufacturer:
Infineon Technologies
Quantity:
10 000
Table 2
Sym-
bol
P20
P20.0
P20.1
P20.2
P20.4
P20.5
P20.12
Data Sheet
Pin
Num.
90
91
92
93
94
3
Pin Definitions and Functions (cont’d)
Input
Outp.
IO
O
O
I
O
I
O
Function
Port 20 is a 6-bit bidirectional I/O port. Each pin can be
programmed for input (output driver in high-impedance
state) or output. The input threshold of Port 20 is selectable
(standard or special).
The following Port 20 pins also serve for alternate functions:
RD
WR/WRL
READY
ALE
EA
RSTOUT
Note: Port 20 pins may input configuration values (see EA).
External Memory Read Strobe, activated for
every external instruction or data read access.
External Memory Write Strobe.
In WR-mode this pin is activated for every
external data write access.
In WRL-mode this pin is activated for low byte
data write accesses on a 16-bit bus, and for
every data write access on an 8-bit bus.
READY Input. When the READY function is
enabled, memory cycle time waitstates can be
forced via this pin during an external access.
Address Latch Enable Output.
Can be used for latching the address into
external memory or an address latch in the
multiplexed bus modes.
External Access Enable pin.
A low-level at this pin during and after Reset
forces the XC161 to latch the configuration from
PORT0 and pin RD, and to begin instruction
execution out of external memory.
A high-level forces the XC161 to latch the
configuration from pins RD, ALE, and WR, and
to begin instruction execution out of the internal
program memory. “ROMless” versions must
have this pin tied to ‘0’.
Internal Reset Indication Output.
Is activated asynchronously with an external
hardware reset. It may also be activated
(selectable) synchronously with an internal
software or watchdog reset.
Is deactivated upon the execution of the EINIT
instruction, optionally at the end of reset, or at
any time (before EINIT) via user software.
15
General Device Information
XC161CJ-16F
Derivatives
V2.4, 2006-08

Related parts for sak-xc161cj-16f40f