TUA6010XS Infineon Technologies Corporation, TUA6010XS Datasheet - Page 16

• Manufacturer Part Number: TUA6010XS
• Description: Analog Terrestrial And Cable Tuner Ics
• Manufacturer: Infineon Technologies Corporation

Wireless Components
3.4.3
The software-switched ports P0, P1, P2 are general-purpose open-collector
outputs. The test bit T1 = 1, switches the test signals f
(divided input signal) to P0 and P1 respectively. P0, P1, P2 are bidirectional.
The lock detector resets the lock flag FL when the width of the charge pump cur-
rent pulses is greater than the period of the crystal oscillator (i.e. 250 ns).
Hence, when FL = 1, the maximum deviation of the input frequency from the
programmed frequency is given by
where I
tor frequency and C
cuit). As the charge pump pulses at 62.5 kHz (= f
16 s for FL to be reset after the loop has lost lock state.
Once FL has been reset, it is set only if the charge pump pulse width is less than
250 ns for eight consecutive f
144 s for FL to be set after the loop regains lock.
I
Data is exchanged between the processor and the PLL via the I
clock is generated by the processor (input SCL), while pin SDA functions as an
input or output depending on the direction of the data (open collector, external
pull-up resistor). Both inputs have hysteresis and a low-pass characteristic,
which enhance the noise immunity of the I
The data from the processor pass through an I
their function the data are subsequently stored in registers. If the bus is free,
both lines will be in the marking state (SDA, SCL are HIGH). Each telegram
begins with the start condition and ends with the stop condition. Start condition:
SDA goes LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH
while SCL remains HIGH. All further information transfer takes place during
SCL = LOW, and the data is forwarded to the control logic on the positive clock
edge.
The table 1 ”bit allocation” should be referred to the following description. All
telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during
which the control logic returns the SDA line to LOW (acknowledge condition).
The first byte is comprised of seven address bits. These are used by the pro-
cessor to select the PLL from several peripheral components (chip select). The
LSB bit (R/W) determines whether data are written into (R/W = 0) or read from
(R/W = 1) the PLL.
In the data portion of the telegram during a WRITE operation, the MSB bit of the
first or third data byte determines whether a divider ratio or control information
is to follow. In each case the second byte of the same data type has to follow
the first byte.
If the address byte indicates a READ operation, the PLL generates an acknowl-
edge and then shifts out the status byte onto the SDA line. If the processor gen-
erates an acknowledge, a further status byte is output; otherwise the data line
2
C-Bus Interface
P
is the charge pump current, K
1
, C
f =
3 - 9
2
the capacitances in the loop filter (see application cir-
I
P
(K
ref
VCO
periods. Therefore it takes between 128 and
/ f
Q
VCO
) (C
2
the VCO gain, f
C bus.
1
+C
2
C bus controller. Depending on
2
) / (C
ref
), it takes a maximum of
1
Functional Description
ref
C
Specification, August 1999
2
)
(4 MHz / 64) and C
Q
the crystal oscilla-
TUA 6010XS
2
C bus. The
preliminary
y