at24c512 ATMEL Corporation, at24c512 Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
at24c512
Manufacturer Part Number
at24c512
Description
Two-wire Serial Eeprom 512k 65,536 X 8
Manufacturer
ATMEL Corporation
Datasheet
1.AT24C512.pdf
(22 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AT24C512
Manufacturer:
MAXIM
Quantity:
42
Part Number:
AT24C512
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at24c512-10P
Manufacturer:
ATM
Quantity:
5 530
Company:
Part Number:
at24c512-10P
Manufacturer:
ATM
Quantity:
5 120
Company:
Part Number:
at24c512-10PC-2.7
Manufacturer:
ATMEL
Quantity:
5 040
Part Number:
at24c512-10PU-2.7
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
at24c512-10TI-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c512-10TU-2.7
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Device Operation
CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an exter-
nal device. Data on the SDA pin may change only during SCL low time periods (see
Figure 4 on page 7). Data changes during SCL high periods will indicate a start or stop
condition as defined below.
START CONDITION: A high-to-low transition of SDA with SCL high is a start condition
which must precede any other command (see Figure 5 on page 8).
STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition.
After a read sequence, the stop command will place the EEPROM in a standby power
mode (see Figure 5 on page 8).
ACKNOWLEDGE: All addresses and data words are serially transmitted to and from
the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to
acknowledge that it has received each word.
STANDBY MODE: The AT24C512 features a low power standby mode which is
enabled: a) upon power-up and b) after the receipt of the STOP bit and the completion
of any internal operations.
MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-
wire part can be reset by following these steps:
(a) Clock up to 9 cycles, (b) look for SDA high in each cycle while SCL is high and then
(c) create a start condition as SDA is high.
AT24C512
6
1116O–SEEPR–1/07