25lc1024 Microchip Technology Inc., 25lc1024 Datasheet - Page 17

• Manufacturer Part Number: 25lc1024
• Description: 1 Mbit Spi Bus Serial Eeprom
• Manufacturer: Microchip Technology Inc.

2.10
The Chip Erase function will erase all bits (FFh) in the
array. A Write Enable (WREN) instruction must be given
prior to executing a Chip Erase. This is done by setting
CS low and then clocking out the proper instruction
into the 25AA1024. After all eight bits of the instruction
are transmitted, the CS must be brought high to set
the write enable latch.
The Chip Erase function is entered by driving the CS
low, followed by the instruction code (Figure 2-10)
onto the SI line.
FIGURE 2-10:
© 2007 Microchip Technology Inc.
CHIP ERASE
CHIP ERASE SEQUENCE
SCK
CS
SO
SI
1
0
1
1
Preliminary
High-Impedance
0
2
0
3
The CS pin must be driven high after the eighth bit of
the instruction code has been given or the Chip Erase
function will not be executed. Once the CS pin is
driven high, the self-timed Chip Erase function begins.
While the device is executing the Chip Erase function
the WIP bit in the STATUS register can be read to
determine when the Chip Erase function is complete.
The Chip Erase function is ignored if either of the
Block Protect bits (BP0, BP1) are not 0, meaning ¼,
½, or all of the array is protected.
0
4
1
5
1
6
1
7
25AA1024
DS21836E-page 17