25lc512 Microchip Technology Inc., 25lc512 Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
25lc512
Manufacturer Part Number
25lc512
Description
512 Kbit Spi Bus Serial Eeprom
Manufacturer
Microchip Technology Inc.
Datasheet
1.25LC512.pdf
(34 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
25lc512-E/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
25lc512-E/SM
Manufacturer:
MCP
Quantity:
450
Company:
Part Number:
25lc512-E/SM
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
25lc512-E/SM
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
25lc512-E/SN
Manufacturer:
MCP
Quantity:
985
Part Number:
25lc512-E/SN
Manufacturer:
MICROCH
Quantity:
20 000
Company:
Part Number:
25lc512-I/MF
Manufacturer:
Microchip Technology
Quantity:
1 986
Company:
Part Number:
25lc512-I/MF
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
25lc512-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
25lc512-I/SM
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
2.0
2.1
The 25AA512 is a 65,536 byte Serial EEPROM
designed to interface directly with the Serial Periph-
eral Interface (SPI) port of many of today’s popular
microcontroller families, including Microchip’s PIC
microcontrollers. It may also interface with microcon-
trollers that do not have a built-in SPI port by using
discrete I/O lines programmed properly in firmware to
match the SPI protocol.
The 25AA512 contains an 8-bit instruction register. The
device is accessed via the SI pin, with data being
clocked in on the rising edge of SCK. The CS pin must
be low and the HOLD pin must be high for the entire
operation.
Table 2-1 contains a list of the possible instruction
bytes and format for device operation. All instructions,
addresses, and data are transferred MSB first, LSB
last.
Data (SI) is sampled on the first rising edge of SCK
after CS goes low. If the clock line is shared with other
peripheral devices on the SPI bus, the user can assert
the HOLD input and place the 25AA512 in ‘HOLD’
mode. After releasing the HOLD pin, operation will
resume from the point when the HOLD was asserted.
TABLE 2-1:
© 2007 Microchip Technology Inc.
Instruction Name
WRITE
READ
WREN
WRDI
RDSR
WRSR
RDID
FUNCTIONAL DESCRIPTION
Principles of Operation
DPD
PE
SE
CE
INSTRUCTION SET
Instruction Format
0000 0011
0000 0010
0000 0110
0000 0100
0000 0101
0000 0001
0100 0010
1101 1000
1100 0111
1010 1011
1011 1001
Read data from memory array beginning at selected address
Write data to memory array beginning at selected address
Set the write enable latch (enable write operations)
Reset the write enable latch (disable write operations)
Read STATUS register
Write STATUS register
Page Erase – erase one page in memory array
Sector Erase – erase one sector in memory array
Chip Erase – erase all sectors in memory array
Release from Deep power-down and read electronic signature
Deep Power-Down mode
Preliminary
®
BLOCK DIAGRAM
HOLD
SCK
WP
SO
CS
SI
I/O Control
STATUS
Register
Logic
Description
V
V
CC
SS
Memory
Control
Logic
25AA512
Dec
X
DS22021C-page 7
Sense Amp.
R/W Control
Y Decoder
HV Generator
Page Latches
EEPROM
Array