is42s16400c1 Integrated Silicon Solution, Inc., is42s16400c1 Datasheet

is42s16400c1

Manufacturer Part Number

is42s16400c1

Description

1 Meg Bits X 16 Bits X 4 Banks 64-mbit Synchronous Dynamic Ram

Manufacturer

Integrated Silicon Solution, Inc.

Datasheet

1.IS42S16400C1.pdf (1 pages)

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

is42s16400c1-7TL

Manufacturer:

ISSI

Quantity:

4 889

Current page: 1 of 1
Download datasheet (15Kb)

IS42S16400C1-DIE

FEATURES

• Clock frequency: 166, 143 MHz

• Fully synchronous; all signals referenced to a

• Internal bank for hiding row access/precharge

• Single 3.3V power supply

• LVTTL interface

• Programmable burst length

• Programmable burst sequence:

• Self refresh modes

• 4096 refresh cycles every 64 ms

• Random column address every clock cycle

• Programmable CAS latency (2, 3 clocks)

• Burst read/write and burst read/single write

• Burst termination by burst stop and precharge

• Byte controlled by LDQM and UDQM

PIN DESCRIPTIONS

Integrated Silicon Solution, Inc. — www.issi.com —

Rev. 00A

05/27/05

1 Meg Bits x 16 Bits x 4 Banks (64-MBIT)

SYNCHRONOUS DYNAMIC RAM

liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying

on any published information and before placing orders for products.

A0-A11

BA0, BA1

DQ0 to DQ15

CLK

CKE

RAS

CAS

LDQM

UDQM

positive clock edge

– (1, 2, 4, 8, full page)

Sequential/Interleave

operations capability

command

Address Input

Bank Select Address

System Clock Input

Clock Enable

Chip Select

Row Address Strobe Command

Column Address Strobe Command

Write Enable

Upper Bye, Input/Output Mask

Power

Data I/O

Lower Bye, Input/Output Mask

1-800-379-4774

OVERVIEW

ISSI's 64Mb Synchronous DRAM IS42S16400C1 is

organized as 1,048,576 bits x 16-bit x 4-bank for improved

performance. The synchronous DRAMs achieve high-

speed data transfer using pipeline architecture. All inputs

and outputs signals refer to the rising edge of the clock

input. Note: This is a summary datasheet specific to the

die format. Please refer to the IS42S16400C1 for complete

device specifications.

KEY TIMING PARAMETERS

BONDING DIAGRAM

Parameter

Clk Cycle Time

Clk Frequency

Access Time from Clock

GND

CAS Latency = 3

CAS Latency = 2

CAS Latency = 3

CAS Latency = 2

CAS Latency = 3

CAS Latency = 2

Ground

Power Supply for DQ Pin

Ground for DQ Pin

No Connection

PRELIMINARY INFORMATION

166

133

7.5

-6

ISSI

JUNE 2005

143

133

7.5

5.4

-7

Unit

Mhz

Related parts for is42s16400c1

Related keywords

is42s16400c1 datasheet
is42s16400c1 data sheet
is42s16400c1 pdf datasheet
is42s16400c1 component
is42s16400c1 part
is42s16400c1 distributor
is42s16400c1 RoHS
is42s16400c1 datasheet download