is43dr16320-3dbli Integrated Silicon Solution, Inc., is43dr16320-3dbli Datasheet
is43dr16320-3dbli
Related parts for is43dr16320-3dbli
is43dr16320-3dbli Summary of contents
Page 1
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 • ...
Page 2
... DQ power supply VSSQ DQ ground VREF Reference voltage VDDL DLL power supply VSSDL DLL ground ODT On Die Termination Enable NC No connect Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 RDQS VDD VSS B DQ6 VSSQ DM/RDQS C VDDQ ...
Page 3
... DQ power supply VSSQ DQ ground VREF Reference voltage VDDL DLL power supply VSSDL DLL ground ODT On Die Termination Enable NC No connect Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 VDD NC VSS VSSQ B DQ14 VSSQ UDM UDQS ...
Page 4
... The DDR2 SDRAM is now ready for normal operation. Note*: To guarantee ODT off, VREF must be valid and a LOW level must be applied to the ODT pin. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 4 ...
Page 5
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ...
Page 6
... A3 ‐ A5 determines the additive latency, A2 and A6 are used for ODT value selection, A7 ‐ A9 are used for OCD control, A10 is used for DQS# disable and A11 is used for RDQS enable. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 A12 Active ...
Page 7
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ...
Page 8
... No function is defined in extended mode register 3. The default value of the extended mode register 3 is not defined. Therefore, the extended mode register 3 must be programmed during initialization for proper operation. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ...
Page 9
... VREF must be maintained during Self Refresh operation. 9. An refers to the MSBs of addresseses. An=A13 for x8, and An=A12 for x16. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 BA0 A13 A12 ...
Page 10
... Name (Functional) Write Enable Write Inhibit Note: 1. Used to mask write data, provided coincident with the corresponding data. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 CKE Command (N) (1) RAS#, CAS#, WE#, CS# Current Cycle ...
Page 11
... REFRESH is used during normal operation of the DDR2 SDRAM and is analogous to CAS#‐before‐RAS# (CBR) REFRESH. All banks must be in the idle mode prior to issuing a REFRESH command. This command is nonpersistent, so it must be issued each time a refresh is Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ...
Page 12
... ODT turn off time min, tAOF(Min), is when the device starts to turn off the ODT resistance. ODT turn off time max, tAOF(Max) is when the bus is in high impedance. Both are measured from tAOFD. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ...
Page 13
... ODT Timing for Precharge Power‐Down Mode Note: Both ODT to Power Down Endtry and Exit Latencies tANPD and tAXPD are not met, therefore Power‐Down Mode timings have to be applied. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ...
Page 14
... Both temperature specifications must be met. AC and DC Logic Input Levels Single‐ended DC Input Logic Level Symbol VIH(DC) VIL(DC) Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 Parameter Min. 1.7 1.7 ...
Page 15
... The typical value of VIX(AC) is expected to be about 0.5 x VDDQ of the transmitting device and VIX(AC) is expected to track variations in VDDQ. VIX(AC) indicates the voltage at which differential input signals must cross. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 DDR2‐400, DDR2‐533 ...
Page 16
... Note: Please refer to AC Overshoot and Undershoot Definition Diagram. AC Overshoot and Undershoot Definition Diagram DDQ Volts ( SSQ Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 V DDQ Crossing point SSQ Min. ...
Page 17
... Input Capacitance (all other input‐only pins) Input Capacitance Delta (all other input‐only pins) I/O Capacitance (DQ, DM, DQS, DQS#) I/O Capacitance Delta (DQ, DM, DQS, DQS#) Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 Parameter Parameter Parameter ...
Page 18
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 Symbol ...
Page 19
... SWITCHING is defined as inputs are changing between HIGH and LOW every other clock for address and control signals, and inputs changing 50% of each data transfer for DQ signals. 3. Legend: A=Activate, RA=Read with Auto‐Precharge, D=DESELECT. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 19 ...
Page 20
... IDD4W x16 IDD5B x8/x16 IDD6 x8/x16 x8 IDD7 x16 Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ‐5B ‐37C ‐3D 80 80 90 90 90 95 ...
Page 21
... Write DQS Low Level Width CLK to First Rising Edge of DQS‐ In Data‐In Setup Time to DQS‐In (DQ, DM) Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ‐5B ‐37C DDR2‐400B ...
Page 22
... Minimum time clocks remains ON after CKE asynchronously tDELAY drops LOW CKE minimum high and low pulse width Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ‐5B ‐37C DDR2‐400B DDR2‐533C ...
Page 23
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ‐5B ...
Page 24
... Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 ...
Page 25
... IS43DR86400‐25EBL IS43DR16320‐25EBL 5‐5‐5 IS43DR86400‐25DBL IS43DR16320‐25DBL Organization Package 64Mb x 8 60‐ball FBGA, lead free 32Mb x 16 84‐ball FBGA, lead free ...
Page 26
... IS43DR86400‐25EBLI IS43DR16320‐25EBLI 5‐5‐5 IS43DR86400‐25DBLI IS43DR16320‐25DBLI Organization Package 64Mb x 8 60‐ball FBGA, lead free 32Mb x 16 84‐ball FBGA, lead free ...
Page 27
... DDR2‐533C 333 MHz DDR2‐667D Notes: Please contact ISSI for availability of leaded BGA options. Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 = − 40°C to +85°C A CL‐t ‐ ...
Page 28
... IS43DR86400, IS43/46DR16320 PACKAGE OUTLINE DRAWING 60-ball FBGA: Fine Pitch Ball Grid Array Outline (x8) Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 28 ...
Page 29
... IS43DR86400, IS43/46DR16320 PACKAGE OUTLINE DRAWING 84-ball FBGA: Fine Pitch Ball Grid Array Outline (x16) Integrated Silicon Solution, Inc. – www.issi.com – Rev. 00A, 11/17/2009 29 ...