is45s32400b Integrated Silicon Solution, Inc., is45s32400b Datasheet - Page 44
![no-image](/images/no-image-200.jpg)
is45s32400b
Manufacturer Part Number
is45s32400b
Description
4meg X 32 128-mbit Synchronous Dram
Manufacturer
Integrated Silicon Solution, Inc.
Datasheet
1.IS45S32400B.pdf
(60 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
is45s32400b-6BLA1
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
is45s32400b-6BLA1-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
is45s32400b-7BLA1
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
Company:
Part Number:
is45s32400b-7BLA1-TR
Manufacturer:
ISSI, Integrated Silicon Solution Inc
Quantity:
10 000
IS45S32400B
CLOCK SUSPEND
Clock suspend mode occurs when a column access/burst
is in progress and CKE is registered LOW. In the clock
suspend mode, the internal clock is deactivated, “freezing”
the synchronous logic.
For each positive clock edge on which CKE is sampled
LOW, the next internal positive clock edge is suspended.
Clock Suspend During WRITE Burst
Clock Suspend During READ Burst
44
COMMAND
INTERNAL
ADDRESS
CLOCK
INTERNAL
COMMAND
CKE
ADDRESS
CLK
DQ
CLOCK
CKE
CLK
DQ
READ
BANK a,
COL n
T0
NOP
T0
NOP
T1
WRITE
BANK a,
COL n
D
T1
IN
n
Integrated Silicon Solution, Inc. — www.issi.com —
NOP
T2
D
OUT
n
T2
Any command or data present on the input pins at the time
of a suspended internal clock edge is ignored; any data
present on the DQ pins remains driven; and burst counters
are not incremented, as long as the clock is suspended.
(See following examples.)
Clock suspend mode is exited by registering CKE HIGH; the
internal clock and related operation will resume on the
subsequent positive clock edge.
T3
D
T3
OUT
n+1
NOP
T4
D
NOP
IN
T4
n+1
NOP
D
T5
OUT
D
DON'T CARE
n+2
NOP
IN
T5
n+2
DON'T CARE
NOP
D
T6
OUT
n+3
ISSI
1-800-379-4774
07/10/06
Rev. B
®