at17f080 ATMEL Corporation, at17f080 Datasheet - Page 6

no-image

at17f080

Manufacturer Part Number
at17f080
Description
8 Mbit In-system Programable Prom
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT17F080
Manufacturer:
CIRRUS
Quantity:
16
Part Number:
at17f080-30BJC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080-30BJI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080-30JC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080-30JI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080-30JU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at17f080A-30CU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
5.4
5.5
5.6
5.7
5.8
6
PAGESEL[1:0]
RESET/OE
CE
GND
CEO
AT17F040/080
(1)
(1)
(2)
Page select inputs. Used to determine which of the 4 memory pages are targeted during a serial
configuration download. The address space for each of the pages is shown in
SER_EN is Low (ISP mode) these pins have no effect.
Table 5-2.
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low level on
RESET/OE resets both the address and bit counters. A High level (with CE Low) enables the
data output driver.
Chip Enable input (active Low). A Low level (with OE High) allows CLK to increment the address
counter and enables the data output driver. A High level on CE disables both the address and bit
counters and forces the device into a low-power standby mode. Note that this pin will not
enable/disable the device in the 2-wire Serial Programming mode (SER_EN Low).
Ground pin. A 0.2 µF decoupling capacitor between V
Chip Enable Output (when SER_EN is High). This output goes Low when the internal address
counter has reached its maximum value. If the PAGE_EN input is set High, the maximum value
is the highest address in the selected partition. The PAGESEL[1:0] inputs are used to make the
4 partition selections. If the PAGE_EN input is set Low, the device is not partitioned and the
address maximum value is the highest address in the device, see
daisy chain of AT17F Series devices, the CEO pin of one device must be connected to the CE
input of the next device in the chain. It will stay Low as long as CE is Low and OE is High. It will
then follow CE until OE goes Low; thereafter, CEO will stay High until the entire EEPROM is
read again.
Notes:
Paging Decodes
PAGESEL = 00, PAGE_EN = 1
PAGESEL = 01, PAGE_EN = 1
PAGESEL = 10, PAGE_EN = 1
PAGESEL = 11, PAGE_EN = 1
PAGESEL = XX, PAGE_EN = 0
1. This pin has an internal 20 kΩ pull-up resistor.
2. This pin has an internal 30 kΩ pull-down resistor.
Address Space
AT17F040 (4 Mbits)
00000 – 0FFFFh
10000 – 1FFFFh
20000 – 2FFFFh
30000 – 3FFFFh
00000 – 3FFFFh
CC
and GND is recommended.
AT17F080 (8 Mbits)
00000 – 1FFFFh
20000 – 3FFFFh
40000 – 5FFFFh
60000 – 7FFFFh
00000 – 7FFFFh
Table 5-2 on page
Table
3039K–CNFG–2/08
5-2. When
6. In a

Related parts for at17f080