at17f32a ATMEL Corporation, at17f32a Datasheet - Page 3
at17f32a
Manufacturer Part Number
at17f32a
Description
At17f32a Fpga Configuration Flash Memory
Manufacturer
ATMEL Corporation
Datasheet
1.AT17F32A.pdf
(14 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
3. Block Diagram
4. Device Description
3489C–CNFG–08/07
PAGESEL0
PAGESEL1
PAGE_EN
READY
Config. Page
The control signals for the configuration memory device (nCS, RESET/OE and DCLK) interface
directly with the FPGA device control signals. All FPGA devices can control the entire configura-
tion process and retrieve data from the configuration device without requiring an external
intelligent controller.
The RESET/OE and nCS pins control the tri-state buffer on the DATA output pin and enable the
address counter. When RESET/OE is driven Low, the configuration device resets its address
counter and tri-states its DATA pin. The nCS pin also controls the output of the AT17FxxA
Series Configurator. If nCS is held High after the RESET/OE reset pulse, the counter is disabled
and the DATA output pin is tri-stated. When OE is subsequently driven High, the counter and the
DATA output pin are enabled. When RESET/OE is driven Low again, the address counter is
reset and the DATA output pin is tri-stated, regardless of the state of nCS.
When the configurator has driven out all of its data and nCASC is driven Low, the device tri-
states the DATA pin to avoid contention with other configurators. Upon power-up, the address
counter is automatically reset.
Power-on
Memory
Select
Reset
Flash
CE/WE/OE
Address
Reset
Data
2-wire Serial Programming
Serial Download Logic
Control Logic
Clock/Oscillator
Logic
AT17F32A
DCLK
nCASC(A2)
DATA
nCS
RESET/OE
SER_EN
3