ncp5106 ON Semiconductor, ncp5106 Datasheet
ncp5106
Available stocks
Related parts for ncp5106
ncp5106 Summary of contents
Page 1
... NCP5106A, NCP5106B High Voltage, High and Low Side Driver The NCP5106 is a high voltage gate driver IC providing two outputs for direct drive of 2 N-channel power MOSFETs or IGBTs arranged in a half-bridge configuration version B or any other high-side + low-side configuration version A. It uses the bootstrap technique to ensure a proper drive of the high-side power switch ...
Page 2
... Figure 1. Typical Application Resonant Converter (LLC type) + Vbulk C1 D4 GND Vcc C3 U1 GND 1 VBOOT Vcc 2 IN_HI DRV_HI MC34025 3 IN_LO 4 GND DRV_LO NCP5106 GND GND Figure 2. Typical Application Half Bridge Converter NCP5106A, NCP5106B Bridge GND GND Bridge GND ...
Page 3
... BRIDGE Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á Á NCP5106A, NCP5106B PULSE LEVEL TRIGGER ...
Page 4
... J_max Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. NCP5106A, NCP5106B Symbol http://onsemi ...
Page 5
... Version B integrates a dead time that will be measured and characterized. The first when IN_HI changes (High to Low and Low to High), and the second when HI_LO changes (High to Low and Low to High). These parameters will be updated after the characterization results. 5. Timing diagram definition see: Figure 7, Figure 8 and Figure 9. NCP5106A, NCP5106B = -40° ...
Page 6
... NCP5106A, NCP5106B IN_HI IN_LO DRV_HI DRV_LO Figure 5. Input/Output Timing Diagram (A Version) IN_HI IN_LO DRV_HI DRV_LO Figure 6. Input/Output Timing Diagram (B Version) 50% IN_HI (IN_LO DRV_HI (DRV_LO) 10% Figure 7. Propagation Delay and Rise / Fall Time Definition http://onsemi.com 50 off 90% 90% 10% ...
Page 7
... Delta_t DRV_HI ton_LO DRV_LO 10% Figure 8. Matching Propagation Delay (A Version) 50% IN_HI ton_HI DRV_HI 50% IN_LO toff_LO 90% DRV_LO Figure 9. Matching Propagation Delay (B Version) NCP5106A, NCP5106B 50% toff_HI 90% 10% toff_LO Matching Delay 1 = ton_HI - ton_LO Matching Delay 2 = toff_LO - toff_HI 50% toff_HI 90% 10% Matching Delay1=ton_HI-ton_LO Matching Delay2=toff_HI-toff_LO http://onsemi.com 7 ...
Page 8
... NCP5106A, NCP5106B IN_HI IN_LO DRV_HI DRV_LO Internal Deadtime Figure 10. Input/Output Cross Conduction Output Protection Timing Diagram (B Version) http://onsemi.com 8 Internal Deadtime ...
Page 9
... Figure 13. Turn OFF Propagation Delay vs. Supply Voltage ( 140 120 100 BRIDGE PIN VOLTAGE (V) Figure 15. High Side Turn ON Propagation Delay vs. VBRIDGE Voltage NCP5106A, NCP5106B CHARACTERIZATION CURVES 140 120 100 -40 -20 Figure 12. Turn ON Propagation Delay vs. ) BOOT 140 120 ...
Page 10
... High Side VOLTAGE (V) CC Figure 19. Turn OFF Falltime vs. Supply Voltage ( BOOT -40 NCP5106A, NCP5106B CHARACTERIZATION CURVES 140 120 100 t High Side -40 - Figure 18. Turn ON Risetime vs. Temperature ) ...
Page 11
... V , VOLTAGE (V) CC Figure 24. High Level Input Voltage Threshold vs. Supply Voltage (V 4 3.5 3 2.5 2 1 VOLTAGE (V) CC Figure 26. Logic “0” Input Current vs. Supply Voltage ( NCP5106A, NCP5106B CHARACTERIZATION CURVES 1.4 1.2 1.0 0.8 0.6 0.4 0.2 0 -40 -20 Figure 23. Low Level Input Voltage Threshold = BOOT 2.5 2.0 1.5 1.0 0.5 0.0 18 ...
Page 12
... V , VOLTAGE (V) CC Figure 30. Low Level Output Voltage vs. Supply Voltage ( 1.6 1.2 0.8 0 VOLTAGE (V) CC Figure 32. High Level Output Voltage vs. Supply Voltage ( NCP5106A, NCP5106B CHARACTERIZATION CURVES -40 -20 Figure 29. Logic “1” Input Current vs. ) 1.0 0.8 0.6 0.4 0.2 0 -40 -20 Figure 31 ...
Page 13
... HV PINS VOLTAGE (V) Figure 38. Leakage Current on High Voltage Pins (600 V) to Ground vs. V BRIDGE ( BRIGDE BOOT DRV_HI NCP5106A, NCP5106B CHARACTERIZATION CURVES 400 350 300 250 Low Side 200 I Low Side src 150 100 50 0 -40 - Figure 35. Output Source Current vs. ...
Page 14
... Figure 42. V Supply Current vs Voltage 10.0 9.8 9.6 V UVLO Startup CC 9.4 9.2 9.0 8.8 8.6 V UVLO Startup BOOT 8.4 8.2 8.0 -40 - TEMPERATURE (°C) Figure 44. UVLO Startup Voltage vs. Temperature NCP5106A, NCP5106B CHARACTERIZATION CURVES 100 -40 -20 Figure 41. V 400 300 200 100 -40 -20 Supply Figure 43 9.0 8.8 8.6 8.4 8.2 8 ...
Page 15
... GATE 100 200 300 400 SWITCHING FREQUENCY (kHz) Figure 48. I Consumption vs. Switching CC1 Frequency with 50 nC Load on Each Driver @ NCP5106A, NCP5106B CHARACTERIZATION CURVES 2.2 nF LOAD 100 500 600 Figure 47. I Frequency with 33 nC Load on Each Driver @ ...
Page 16
... G C SEATING PLANE - 0.25 (0.010 *For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. NCP5106A, NCP5106B PACKAGE DIMENSIONS SOIC-8 NB CASE 751-07 ISSUE 0.10 (0.004 SOLDERING FOOTPRINT* 1 ...
Page 17
... PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com NCP5106A, NCP5106B PACKAGE DIMENSIONS 8 LEAD PDIP CASE 626-05 ISSUE L -B- L ...