a6276elp-t Allegro MicroSystems, Inc., a6276elp-t Datasheet
![no-image](/images/no-image-200.jpg)
a6276elp-t
Related parts for a6276elp-t
a6276elp-t Summary of contents
Page 1
Features and Benefits ▪ constant-current outputs ▪ Undervoltage lockout ▪ Low-power CMOS logic and latches ▪ High data input rate ▪ Functional replacement for TB62706BN/BF Packages 24-pin DIP (A package) 24-pin TSSOP with exposed thermal pad ...
Page 2
... A6276 Selection Guide Part Number Package A6276EA-T 24-pin DIP A6276ELP-T 24-pin TSSOP A6276ELPTR-T 24-pin TSSOP A6276ELW-T 24-pin SOICW A6276ELWTR-T 24-pin SOICW A6276SLW-T* 24-pin SOICW A6276SLWTR-T* 24-pin SOICW *These variants are in production but have been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of the variant is currently restricted to existing customer applications ...
Page 3
... OFF (blanked). CMOS serial-data output to the following shift-register. An external resistor at this terminal establishes the output current for all sink drivers The logic supply voltage (typically 5 V). DD Copyright © 2000, 2003 Allegro MicroSystems, Inc. Latched LED Driver ...
Page 4
... V DD OUT Dwg. EP-063-6 SERIAL DATA OUT Output Output Con tents Enable ... I I Input N ... R R N-1 N ... N ... ... H Allegro MicroSystems, Inc. 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000; www.allegromicro.com ... I I N-1 N ... ...
Page 5
... GND – 0. – – 0.4 V 4.6 – – V 150 300 600 kΩ 100 200 400 kΩ – 0.8 1.4 mA 3.5 6.0 8 Allegro MicroSystems, Inc. 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000; www.allegromicro.com 5 ...
Page 6
... Min. Typ. 4.5 5.0 – 1.0 – – – – – – 0.7V – -0.3 – 0.3V – – Allegro MicroSystems, Inc. 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000; www.allegromicro.com Max. Unit 1000 ns 1000 ns 1000 ns – ns 1000 ns 1000 ns 1000 ns – ns 1000 ns 600 ns Max ...
Page 7
... PUT ENABLE input low, the outputs are con trolled by the state of their re spec tive latches. Latched LED Driver (Data Set-Up Time), t ............................. 50 ns su(D) (Data Hold Time), t ................................. 20 ns h(D) .................................. 50 ns w(CK) and Latch Enable, t ............................... 100 ns su(L) ...................... 100 ns w(L) ................... 4.5 μs w(OE ....................... 10 μ Allegro MicroSystems, Inc. 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000; www.allegromicro.com 7 ...
Page 8
... DUTY CYCLE IN PER CENT + C DUTY CYCLE IN PER CENT Allegro MicroSystems, Inc. 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000; www.allegromicro.com 100 Dwg. GP-062 0 ...
Page 9
... + C DUTY CYCLE IN PER CENT 500 EXT 2.0 1.5 Dwg. GP-063 Allegro MicroSystems, Inc. 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000; www.allegromicro.com 100 Dwg. GP-062-8 9 ...
Page 10
... A6276 ALLOWABLE OUTPUT CURRENT AS A FUNC TION OF DUTY CYCLE (cont.) 100 100 16-Bit Serial Input, Constant-Current A6276ELP +25ı ° 40ı ° C/W ˇ DUTY CYCLE IN PER CENT +50ı ...
Page 11
... DROP - Latched LED Driver ), or a series string of diodes (approximately Z White 3.5 – 4.0 V Blue 3.0 – 4.0 V Green 1.8 – 2.2 V Yellow 2.0 – 2.1 V Amber 1.9 – 2.65 V Red 1.6 – 2.25 V Infrared 1.2 – 1.5 V Allegro MicroSystems, Inc. 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000; www.allegromicro.com Dwg. EP-064 11 ...
Page 12
... PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5) Latched LED Driver +0.10 0.38 –0.05 7.62 0.65 0.45 +0.05 –0.06 1.65 4.32 C PCB Layout Reference View Allegro MicroSystems, Inc. 115 Northeast Cutoff Worcester, Massachusetts 01615-0036 U.S.A. 1.508.853.5000; www.allegromicro.com 3.00 6.10 12 ...
Page 13
... The in for ma tion in clud ed herein is believed rate and reliable. How ev er, Allegro MicroSystems, Inc. assumes no re spon si bil i ty for its use; nor for any in fringe ment of patents or other rights of third parties which may result from its use. ...