at90s2323 ATMEL Corporation, at90s2323 Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
at90s2323
Manufacturer Part Number
at90s2323
Description
8-bit Microcontroller With 2k Bytes Of In-system Programmable Flash At90s2323 At90ls2323 At90s2343 At90ls2343
Manufacturer
ATMEL Corporation
Datasheet
1.AT90S2323.pdf
(64 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
at90s2323-10PC
Manufacturer:
ATMEL
Quantity:
3 000
Company:
Part Number:
at90s2323-10PC
Manufacturer:
ATMEL
Quantity:
3 000
Company:
Part Number:
at90s2323-10PC
Manufacturer:
SAMSUNG
Quantity:
4 500
Company:
Part Number:
at90s2323-10PI
Manufacturer:
ATMEL
Quantity:
3 000
Company:
Part Number:
at90s2323-10PI
Manufacturer:
ATMEL
Quantity:
3 000
Part Number:
at90s2323-10SC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at90s2323-10SI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Status Register – SREG
18
AT90S/LS2323/2343
and OUT, the I/O addresses $00 - $3F must be used. When addressing I/O registers as
SRAM, $20 must be added to these addresses. All I/O register addresses throughout
this document are shown with the SRAM address in parentheses.
For compatibility with future devices, reserved bits should be written to zero if accessed.
Reserved I/O memory addresses should never be written.
Some of the status flags are cleared by writing a logical “1” to them. Note that the CBI
and SBI instructions will operate on all bits in the I/O register, writing a “1” back into any
flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers
$00 to $1F only.
The I/O and peripherals control registers are explained in the following sections.
The AVR Status Register (SREG) at I/O space location $3F ($5F) is defined as:
• Bit 7 – I: Global Interrupt Enable
The global interrupt enable bit must be set (one) for the interrupts to be enabled. The
individual interrupt enable control is then performed in separate control registers. If the
global interrupt enable register is cleared (zero), none of the interrupts are enabled inde-
pendent of the individual interrupt enable settings. The I-bit is cleared by hardware after
an interrupt has occurred and is set by the RETI instruction to enable subsequent
interrupts.
• Bit 6 – T: Bit Copy Storage
The bit copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source
and destination for the operated bit. A bit from a register in the register file can be copied
into T by the BST instruction and a bit in T can be copied into a bit in a register in the
register file by the BLD instruction.
• Bit 5 – H: Half-carry Flag
The half-carry flag H indicates a half-carry in some arithmetic operations. See the
Instruction Set description for detailed information.
• Bit 4 – S: Sign Bit, S = N ⊕ V
The S-bit is always an exclusive or between the negative flag N and the two’s comple-
ment overflow flag V. See the Instruction Set description for detailed information.
• Bit 3 – V: Two’s Complement Overflow Flag
The two’s complement overflow flag V supports two’s complement arithmetics. See the
Instruction Set description for detailed information.
• Bit 2 – N: Negative Flag
The negative flag N indicates a negative result from an arithmetical or logical operation.
See the Instruction Set description for detailed information.
• Bit 1 – Z: Zero Flag
The zero flag Z indicates a zero result from an arithmetical or logical operation. See the
Instruction Set description for detailed information.
Bit
$3F ($5F)
Read/Write
Initial Value
R/W
7
0
I
R/W
6
T
0
R/W
H
5
0
R/W
S
4
0
R/W
V
3
0
R/W
N
2
0
R/W
1
Z
0
R/W
C
0
0
1004D–09/01
SREG