mc9s08en32 Freescale Semiconductor, Inc, mc9s08en32 Datasheet - Page 96

no-image

mc9s08en32

Manufacturer Part Number
mc9s08en32
Description
Hcs08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1
1
Chapter 6 Parallel Input/Output Control
6.5.6
Port F is controlled by the registers listed below.
6.5.6.1
6.5.6.2
96
PTFDD[5:0]
Must be initialized to a value of 1 by user software.
Must be initialized to a value of 1 by user software.
PTFD[5:0]
Reset:
Reset:
Field
Field
5:0
5:0
W
W
R
R
Port F Registers
Port F Data Register Bits — For port F pins that are inputs, reads return the logic level on the pin. For port F
pins that are configured as outputs, reads return the last value written to this register.
Writes are latched into all bits of this register. For port F pins that are configured as outputs, the logic level is
driven out the corresponding MCU pin.
Reset forces PTFD to all 0s, but these 0s are not driven out the corresponding pins because reset also configures
all port pins as high-impedance inputs with pull-ups disabled.
Data Direction for Port F Bits — These read/write bits control the direction of port F pins and what is read for
PTFD reads.
0 Input (output driver disabled) and reads return the pin value.
1 Output driver enabled for port F bit n and PTFD reads return the contents of PTFDn.
R
R
Port F Data Register (PTFD)
0
Port F Data Direction Register (PTFDD)
0
7
7
1
1
= Unimplemented or Reserved
= Unimplemented or Reserved
R
R
0
0
6
6
1
1
Figure 6-35. Port F Data Direction Register (PTFDD)
Table 6-33. PTFDD Register Field Descriptions
Table 6-32. PTFD Register Field Descriptions
Figure 6-34. Port F Data Register (PTFD)
PTFDD5
MC9S08EN32 Series Data Sheet, Rev. 3
PTFD5
0
0
5
5
PTFDD4
PTFD4
0
0
4
4
Description
Description
PTFDD3
PTFD3
3
0
3
0
PTFDD2
PTFD2
0
0
2
2
PTFDD1
Freescale Semiconductor
PTFD1
0
0
1
1
PTFDD0
PTFD0
0
0
0
0

Related parts for mc9s08en32