cop87l88rg National Semiconductor Corporation, cop87l88rg Datasheet - Page 10

• Manufacturer Part Number: cop87l88rg
• Description: 8-bit One-time Programmable Microcontroller With Kbytes Program Memory
• Manufacturer: National Semiconductor Corporation

http
Control Registers
PSW Register (Address X 00EF)
The PSW register contains the following select bits
The Half-Carry bit is also affected by all the instructions that
affect the Carry flag The SC (Set Carry) and RC (Reset
Carry) instructions will respectively set or clear both the car-
ry flags In addition to the SC and RC instructions ADC
SUBC RRC and RLC instructions affect the carry and Half
Carry flags
ICNTRL Register (Address X 00E8)
The ICNTRL register contains the following bits
T2CNTRL Register (Address X 00C6)
The T2CNTRL register contains the following bits
Unused LPEN T0PND T0EN WPND
Bit 7
Bit 7
HC
www national com
GIE
EXEN
BUSY
EXPND
T1ENA
T1PNDA Timer T1 Interrupt Pending Flag (Autoreload RA
C
HC
T1ENB
T1PNDB Timer T1 Interrupt Pending Flag for T1B cap-
WEN
WPND
T0EN
T0PND
LPEN
T2ENB
T2PNDB Timer T2 Interrupt Pending Flag for T2B cap-
T2ENA
T2PNDA Timer T2 Interrupt Pending Flag (Autoreload RA
T2C0
C T1PNDA T1ENA EXPND BUSY EXEN GIE
Global interrupt enable (enables interrupts)
Enable external interrupt
MICROWIRE PLUS busy shifting flag
External interrupt pending
Timer T1 Interrupt Enable for Timer Underflow
or T1A Input capture edge
in mode 1 T1 Underflow in Mode 2 T1A cap-
ture edge in mode 3)
Carry Flag
Half Carry Flag
Timer T1 Interrupt Enable for T1B Input capture
edge
ture edge
Enable MICROWIRE PLUS interrupt
MICROWIRE PLUS interrupt pending
Timer T0 Interrupt Enable (Bit 12 toggle)
Timer T0 Interrupt pending
L Port Interrupt Enable (Multi-Input Wake Up
Interrupt)
Bit 7 could be used as a flag
Timer T2 Interrupt Enable for T2B Input capture
edge
ture edge
Timer T2 Interrupt Enable for Timer Underflow
or T2A Input capture edge
in mode 1 T2 Underflow in mode 2 T2A cap-
ture edge in mode 3)
Timer T2 Start Stop control in timer modes 1
and 2 Timer T2 Underflow Interrupt Pending
Flag in timer mode 3
(Continued)
WEN T1PNDB T1ENB
Bit 0
Bit 0
10
T3CNTRL Register (Address X 00B6)
The T3CNTRL register contains the following bits
Timers
The device contains a very versatile set of timers (T0 T1
T2 T3) All timers and associated autoreload capture regis-
ters power up containing random data
TIMER T0 (IDLE TIMER)
The devices support applications that require maintaining
real time and low power with the IDLE mode This IDLE
mode support is furnished by the IDLE timer T0 which is a
16-bit timer The Timer T0 runs continuously at the fixed
rate of the instruction cycle clock t
or write to the IDLE Timer T0 which is a count down timer
The Timer T0 supports the following functions
Exit out of the Idle Mode (See Idle Mode description)
WATCHDOG logic (See WATCHDOG description)
Start up delay out of the HALT mode
The IDLE Timer T0 can generate an interrupt when the thir-
teenth bit toggles This toggle is latched into the T0PND
pending flag and will occur every 4 ms at the maximum
clock frequency (t
interrupt from the thirteenth bit of Timer T0 to be enabled or
disabled Setting T0EN will enable the interrupt while reset-
ting it will disable the interrupt
Bit 7
T2C3 T2C2 T2C1 T2C0 T2PNDA T2ENA T2PNDB T2ENB
Bit 7
T3C3 T3C2 T3C1 T3C0 T3PNDA T3ENA T3PNDB T3ENB
T2C1
T2C2
T2C3
T3ENB
T3PNDB Timer T3 Interrupt Pending Flag for T3B pin
T3ENA
T3PNDA Timer T3 Interrupt Pending Flag (Autoload RA
T3C0
T3C1
T3C2
T3C3
Timer T2 mode control bit
Timer T2 mode control bit
Timer T2 mode control bit
Timer T3 Interrupt Enable for T3B
(T3B capture edge)
Timer T3 Interrupt Enable for Timer Underflow
or T3A pin
in mode 1 T3 Underflow in mode 2 T3a cap-
ture edge in mode 3)
Timer T3 Start Stop control in timer modes 1
and 2
Timer T3 Underflow Interrupt Pending Flag in
timer mode 3
Timer T3 mode control bit
Timer T3 mode control bit
Timer T3 mode control bit
c
e
1 s) A control flag T0EN allows the
c
The user cannot read
Bit 0
Bit 0