sp8121ks Exar Corporation, sp8121ks Datasheet
sp8121ks
Related parts for sp8121ks
sp8121ks Summary of contents
Page 1
Monolithic, 12–Bit Data Acquisition System Complete Monolithic 8-Channel, 12-Bit DAS 100kHz Throughput 16-Bit Microprocessor Bus Interface Parallel 12-Bit Output Latched MUX Address Tri-State Latched Output No Missing Codes to 12-Bits 32-pin SOIC and PDIP Available 200mW Power Dissipation Maximum ...
Page 2
ABSOLUTE MAXIMUM RATINGS V to Common Ground .............................................. 0V to +16. Common Ground ............................................... 0V to +7V LOGIC Analog Common to Digital Common Ground ............... -0.5V to +1V Digital Inputs to Common Ground .................... -0. ...
Page 3
SPECIFICATIONS (continued and nominal supply voltages unless otherwise noted) A MIN. DIGITAL OUTPUTS Capacitance Logic Levels V +2 Leakage Current Data Output Positive true binary POWER REQUIREMENTS V +4.5 LOGIC I LOGIC V ...
Page 4
SP8121 PINOUT REF 12-BIT ADC DECODE CONTROL 8-CHANNEL LOGIC MULTIPLEXER ...
Page 5
FEATURES The SP8121 is a complete data acquisition systems, featuring 8-channel multiplexer, internal reference and 12-bit sampling A/D converter implemented as a single monolithic IC. The analog multiplexer accepts 0V to +5V unipolar full scale inputs. Output data is formatted ...
Page 6
SP8121 6 5K OFFSET ADJUST –1.5mV to +3mV Figure 1. Offset Adjust The conversion cycle is started when R/C is brought low and must be held low for a minimum of 50ns. The R/C signal will also put ...
Page 7
CE R/C STATUS CONVERT MODE DYNAMIC CHARACTERISTICS V = +15V +5V LOGIC A PARAMETER MIN Pulse Width 50 HEC t R Setup 50 SRC ...
Page 8
R/C STATUS HIGH–Z HIGH PULSE FOR R/C DYNAMIC CHARACTERISTICS V = +15V +5V LOGIC A PARAMETER MIN. t High R/C Pulse Width 25 HRH t STATUS Delay from ...
Page 9
Figure 7. FFT; 6kHz, 5V (0dB) Full Scale Input; F Figure 8. FFT; 12kHz, 5V (0dB) Full Scale Input; F Figure 9. FFT; 24kHz, 5V (0dB) Full Scale Input; F Figure 10. FFT; 48kHz, 5V (0dB) Full Scale Input; F ...
Page 10
Figure 12. Non-Linearity SP8121DS/02 2048 4095 SP8121 Monolithic, 12-Bit Data Acquisition System 10 +1 LSB INLE -1. LSB +1. LSB DNLE -1. LSB © Copyright 2000 Sipex Corporation ...
Page 11
D1 = 0.005" min. (0.127 min 0.100 BSC (2.540 BSC) DIMENSIONS (Inches) Minimum/Maximum 32–PIN (mm) A2 0.125/0.195 (3.175/4.953) B 0.014/0.022 (0.366/0.559 B1 0.030/0.070 (0.762/1.778) C 0.008/0.015 (0.203/0.381) D 1.645/1.655 (41.78/42.04) E 0.600/0.625 (15.24/15.87) E1 0.485/0.580 ...
Page 12
DIMENSIONS (Inches) Minimum/Maximum 32–PIN (mm) A 0.090/0.104 (2.29/2.649) A1 0.004/0.012 (0.102/0.300) B 0.013/0.020 (0.330/0.508) D 0.810/0.822 (20.57/20.88) E 0.291/0.299 (7.402/7.600) e 0.050 BSC (1.270 BSC) H 0.394/0.419 (10.00/10.64) L 0.016/0.050 (0.406/1.270) Ø ...
Page 13
... SP8121JP ............................................................................................... +1.0LSB INL ...................................................... 32–pin, 0.6" Plastic DIP SP8121KP .............................................................................................. +0.5LSB INL ...................................................... 32–pin, 0.6" Plastic DIP SP8121JS ............................................................................................... +1.0LSB INL ................................................................ 32–pin, 0.3" SOIC SP8121KS .............................................................................................. +0.5LSB INL ................................................................ 32–pin, 0.3" SOIC Please consult the factory for pricing and availability on a Tape-On-Reel option. Corporation SIGNAL PROCESSING EXCELLENCE ...