co2128-48li-3sp Connect One Ltd., co2128-48li-3sp Datasheet
co2128-48li-3sp
Related parts for co2128-48li-3sp
co2128-48li-3sp Summary of contents
Page 1
... CO2064/CO2128/CO2144 Data Sheet Pub. No. 11-2500-61 Copyright © Connect One Ltd., June 2008 TM iChip Ver. 0.61 International: USA: Connect One Ltd. Connect One Semiconductors, Inc. 20 Atir Yeda Street 560 S. Winchester Blvd. Kfar Saba 44643, Israel Suite 500 Tel: +972-9-766-0456 San Jose, CA 95128 ...
Page 2
... Connect One. iChip, SerialNET, AT+i, and Connect One are trademarks of Connect One Ltd. Copyright 2000-2008 Connect One Ltd. All rights reserved. iChip CO2064/CO2128/CO2144 Data Sheet Preliminary ii ...
Page 3
... Editing, block diagram, pinout Editing Pin out naming, Editing Editing Editing Power consumption, soldering profile, iRouter Corrected description of pin 2 on the CO2128 (pin 64 on the CO2064) Modified crystal connection schematic (Fig. 6-2) Added Ordering Information section Updated Introduction and Features sections Modified Pin Description table ...
Page 4
... CO2064 and CO2128/CO2144 Pin Configuration Selection ................................. 3-4 3.2.4 Pin-out for the 144-pin Package ............................................................................ 3-5 3.2.5 Pin-out for the 128-pin Package ............................................................................ 3-6 3.2.6 Pin-out for the 64-pin Package .............................................................................. 3-7 4 Typical Applications ........................................................................................................ 4-1 4.1 CO2128/CO2144 Host interfaces and Internet Environment ....................................... 4-1 4.2 CO2064 Host Interfaces and Internet Environment ..................................................... 4-2 5 Functional Description .................................................................................................... 5-1 5.1 Overview ...................................................................................................................... 5-1 5.2 Technical Specifications ............................................................................................... 5-2 5.2.1 General ...
Page 5
... Power Dissipation......................................................................................................... 8-1 8.3 I/O Line ......................................................................................................................... 8-2 8.3.1 JTAG Port Pins ...................................................................................................... 8-2 8.3.2 Reset Pin ................................................................................................................ 8-2 8.3.3 PIO Controller Lines ............................................................................................... 8-2 8.3.4 I/O Lines Current Drawing ..................................................................................... 8-2 8.4 Environmental Specifications ....................................................................................... 8-3 8.4.1 Absolute Maximum Ratings ................................................................................... 8-3 8.4.2 DC Operating Characteristics ................................................................................ 8-3 8.4.3 AC Operating Characteristics ................................................................................ 8-6 9 Recommended Soldering Profile .................................................................................... 9-1 10 Ordering Information ..................................................................................................... 10-1 11 Internet Protocol Compliance ....................................................................................... 11-1 12 List of Terms and Acronyms ......................................................................................... 12-1 iChip CO2064/CO2128/CO2144 Data Sheet Preliminary Contents v ...
Page 6
... Figure 3-4: Pin-out for the 144-pin Package ....................................................................... 3-5 Figure 3-5: Pin-out for the 128-pin Package ....................................................................... 3-6 Figure 3-6: Pin-out for the 64-pin Package ......................................................................... 3-7 Figure 4-1: CO2128/CO2144 Typical Host and Internet Environment ................................. 4-1 Figure 4-2: CO2064 Typical Host and Internet Environment ............................................... 4-2 Figure 5-1: iChip Firmware Upload Sources ....................................................................... 5-3 Figure 6-1: iChip Power Connection ...
Page 7
... Connect One Table 3-1: Summary of Interfaces Table 3-2: CO2128/CO2144 Configuration Options ............................................................ 3-3 Table 3-3: CO2064 Configuration Options ......................................................................... 3-4 Table 3-4: Pin Configuration Setup Table 3-5: Pin-out for the 64/128/144-pin Packages .......................................................... 3-15 Table 5-1: MII / RMII Interface Table 5-2: Serial Host Interface Table 6-1: Host Data Format Table 6-2: Modem Data Format Table 8-1: Environmental Specifications – Maximum Ratings ............................................. 8-3 Table 8-2: DC Operating Characteristics ...
Page 8
... SHA-1 secure hash accelerator, AES-128/256 encryption accelerator, 3DES, SSL3/TLS1, RSA, RC-4 and MD-5. The CO2128 includes, in addition to the above, WEP, WPA, and WPA2 encryption for WiFi. CO2064 loads its firmware and Internet configuration parameters either from an ...
Page 9
... Operating Temperature Range: -40° to 85°C (-40° to 185°F) Power Consumption with external VDD Core @ 1.2V: 200mW (typical) Sleep mode current: <2mA Interfaces: USART, SPI Note: For a detailed description of all available features, see the AT+i Programmer’s Manual. iChip CO2064/CO2128/CO2144 Data Sheet Preliminary Features 2-1 ...
Page 10
... ARP, ICMP, IP, UDP, TCP, DHCP, DNS, NTP, SMTP, POP3, MIME, HTTP, FTP, Telnet Security protocols: SSL3/TLS1, HTTPS, FTPS, RSA, AES-128/256, 3DES, RC-4, SHA-1, MD-5, WEP, WPA and WPA2 Hardware Description CO2128 Size: 64.5 x 27.4 x 11.0mm (2.54 x 1.0 x 0.43") iChip CO2064/CO2128/CO2144 Data Sheet Preliminary 2-2 ...
Page 11
... Power Consumption with External VDD Core: 200mW (typical), Sleep Mode current: <2mA Host Interface: USART, USB host and USB device RoHS-compliant; lead-free Note: For a detailed description of all available features, see the AT+i Programmer’s Manual. iChip CO2064/CO2128/CO2144 Data Sheet Preliminary 2-3 ...
Page 12
... USB Device USB USB USB Host TWI Smart Card Smart Card Interface USART 2 x USARTs 2 x SPI SPI SSC Figure 3-1: CO2128/CO2144 Block Diagram USB Device USB USB USB Host TWI TWI Smart Card Smart Card Interface USART 1 x USARTs 2 x SPI ...
Page 13
... Figure 3-2. 3.2.1 CO2128/CO2144 Configuration Options Eight different configuration options are possible by selecting the functions available per pin cluster. Figure 3-2 shows the pin cluster options. iChip CO2064/CO2128/CO2144 Data Sheet Functional Block Diagram Use for connection to General purpose IO lines ...
Page 14
... Connect One Figure 3-2: CO2128/CO2144 Configuration Options Block Diagram Table 3-2 presents available chip configuration options for the CO2128/CO2144. Conf. # External Function Selection 1 EBI HPI 2 EBI HPI 3 EBI HPI 4 EBI HPI 5 EBI HST USART, SSC, ADC 6 EBI HST USART, SSC, ADC 7 EBI HST USART, SSC, ADC ...
Page 15
... Table 3-3: CO2064 Configuration Options 3.2.3 CO2064 and CO2128/CO2144 Pin Configuration Selection On power-up, all IO ports (PIOA, PIOB, PIOC) assume general purpose input pins functionality whose state may be inspected or driven individually by software. Based on the application, the ports are reconfigured by software to assume the applicable functionality as part of the power - up system setup routine. The selection is determined by tying the following pins to either VDD (‗ ...
Page 16
... CONF7 PIOC[24] 128/144 Table 3-4: Pin Configuration Setup (*) Currently not supported 3.2.4 Pin-out for the 144-pin Package For a detailed description of pin assignments, see the 12 Figure 3-4: Pin-out for the 144-pin Package iChip CO2064/CO2128/CO2144 Data Sheet Functionality Value EMDC Low High SPI0_nCS / Low SC_RST High ...
Page 17
... SC_C8 / SPI0_MOSI /PIOC15 SC_C4 / SPI0_SPCLK /PIOC16 SC_RST / SPI0_nCS /PIOC17 SC_IO /SPI1_MISO /PIOC18 SPI1_MOSI /PIOC19 TWD /SPI1_CLK /PIOC20 128 1 Figure 3-5: Pin-out for the 128-pin Package iChip CO2064/CO2128/CO2144 Data Sheet Functional Block Diagram CO2128 Preliminary 65 64 ETX2 / nDTR1 /PIOB13 ERXCK / RXD1 /PIOB12 DATA_RDY /FIO /PIOC25 ...
Page 18
... ADC / PIOC6 VDDCORE GNDCORE DDM DDP VDDIO GNDIO HDM HDP 16 17 Figure 3-6: Pin-out for the 64-pin Package iChip CO2064/CO2128/CO2144 Data Sheet Functional Block Diagram 49 48 ERXER /PIOB27 ERX1 /PIOB26 ERX0 /PIOB25 ERXDV/CRSDV /PIOB24 ETX1 /PIOB23 ETX0 /PIOB22 GNDCORE VDDCORE ETXEN /PIOB21 ...
Page 19
... Connect One 3.2.6.1 Pin Description Table for CO2064/CO2128/CO2144 Pin# Pin# Pin# Muxed Functions 64PP 128PP 144PP PIOC21 SPI1_CS I2C_TWCK LFT XOUT XIN AGND AVDD VDDPLL ONREG ADVREF PIOC6 HPI_D5 ADC VDDCORE ...
Page 20
... USB device (+) Analog USB device (–) VDD pad ring power supply GND pad ring power supply Analog USB host (–) Analog USB host (+) IO General purpose IO HPI data line [6] (CO2128/CO2144 only) IO (Not implemented) USART0 synchronous Clock (Not O implemented) I Test mode select Preliminary 3-9 ...
Page 21
... PIOA9 54 EBI_D9 J7 PIOA10 55 EBI_D10 K8 PIOA11 56 EBI_D11 J8 PIOA12 57 EBI_D12 L8 PIOA13 58 EBI_D13 iChip CO2064/CO2128/CO2144 Data Sheet Functional Block Diagram Dir. Description I Chip reset IO General purpose IO I External interrupt request [0] IO General purpose IO O USART2 Transmit IO General purpose IO I USART2 Receive VDD power supply ...
Page 22
... L11 MII_ERX2 nDSR1 PIOB17 36 70 K11 MII_ERX3 nRI1 PIOB18 37 71 M12 MII_ECRS nCTS1 iChip CO2064/CO2128/CO2144 Data Sheet Functional Block Diagram Dir. Description IO General purpose IO I External clock 0 input (Not implemented) O Firmware ready IO General purpose IO IO Timer I/O A0 (Not implemented) I Mode select IO ...
Page 23
... F11 PIOA23 86 EBI_A7 F12 PIOA24 87 EBI_A8 E9 PIOA25 88 EBI_A9 E10 PIOA26 89 EBI_A10 iChip CO2064/CO2128/CO2144 Data Sheet Functional Block Diagram Dir. Description IO General purpose IO Collision detected (MII only) I (Not implemented) O USART1 request to send IO General purpose IO I MII Transmit clock (Not implemented) I RMII reference clock ...
Page 24
... EBI_A14 B9 PIOB0 107 EBI_A15 A10 PIOB1 108 EBI_A16 B8 PIOB2 109 EBI_A17 iChip CO2064/CO2128/CO2144 Data Sheet Functional Block Diagram Dir. Description IO General purpose IO O EBI address [11] VDD power IO pad ring GND power IO pad ring IO General purpose IO O MII/RMII transmit data [0] IO ...
Page 25
... B4 SPI0_SPCLK SC_C4 PIOC17 59 125 A3 SPI0_CS SC_RST PIOC18 60 126 B3 SPI1_MISO SC_IO iChip CO2064/CO2128/CO2144 Data Sheet Functional Block Diagram Dir. Description IO General purpose IO O EBI address bus [18] VDD core power supply GND core power supply IO General purpose IO O EBI address bus [19] IO General purpose IO ...
Page 26
... GNDCORE E5 GNDCORE D2 JTAGSEL D1 TMS E3 TCK E2 TDI E1 TDO A8 VEXT_POR Table 3-5: Pin-out for the 64/128/144-pin Packages iChip CO2064/CO2128/CO2144 Data Sheet Functional Block Diagram Dir. Description IO General purpose IO IO SPI1 MOSI I Smart Card Interrupt (Not implemented) IO General purpose IO IO SPI1 Clock IO TWI Data VDD power supply IO pad ring ...
Page 27
... Typical Applications 4.1 CO2128/CO2144 Host interfaces and Internet Environment Parallel Serial TWI Host SPI USB Host USB Device *Optional Figure 4-1: CO2128/CO2144 Typical Host and Internet Environment iChip CO2064/CO2128/CO2144 Data Sheet Typical Applications FLASH* MII/RMII text Serial CO2128/2144 Soft-Modem PHY* SPI USB/EBI Preliminary ...
Page 28
... SPI*** USB Host USB Device *Optional **Serial interface can be used towards the host or modem ***Only two SPI interfaces are available simultaneously Figure 4-2: CO2064 Typical Host and Internet Environment iChip CO2064/CO2128/CO2144 Data Sheet Typical Applications FLASH* Ethernet PHY RMII text Serial** CO2064 ...
Page 29
... Connect One‘s iChip CO2064/CO2128/CO2144 IP communication controller is an integrated, firmware-driven, self-contained Internet engine. iChip accepts simple ASCII commands from a host CPU via a serial or parallel (CO2128/CO2144 only) communication channel and manages an Internet communication session to send and receive email, Web and WAP pages/files, utilize FTP and TELNET, serve as a serial-to-Internet router manipulate sockets through a linked modem an Ethernet or Wireless LAN communications platform ...
Page 30
... SPI interface. When a passive device is connected, iChip‘s boot loader detects it, uploads its firmware, and starts execution. In the case of CO2128/CO2144, a dedicated pin may be tied LOW during power on reset to force iChip to begin executing from a memory device configured on its external b us, rather than uploading firmware into its internal SRAM ...
Page 31
... When the modem is put into data mode by issuing a dial command, transparent mode is sustained throughout the data mode session. 5.2.4.2 Command Mode iChip commands are implemented using the AT+i command set. Command flow exists only on the link between the host and iChip. iChip CO2064/CO2128/CO2144 Data Sheet Functional Description Preliminary 5-3 ...
Page 32
... USB Device Port or USB Host Port. Typical services can be bridging information from USB to another interface (Ethernet, for example), serving as a USB host or client while using a simple interface such as UART to send and receive information from the host application CPU. iChip CO2064/CO2128/CO2144 Data Sheet Functional Description Preliminary 5-4 ...
Page 33
... MII_ECRS MII_ ERXDV CRSDV MII_ERXER MII_ERXER MII_ EMDC MII_ EMDC MII_ EMDIO MII_ EMDIO iChip CO2064/CO2128/CO2144 Data Sheet Function MII transmit line 0 MII transmit line 1 MII transmit line 2 MII transmit line 3 Transmit clock (MII only) Reference clock (RMII only) Transmit enable ...
Page 34
... Table 5-3: Parallel Host Interface iChip CO2064/CO2128/CO2144 Data Sheet Pin name TXD1 RXD1 nCTS1 nRTS1 nDSR1 nDCD1 nDTR1 nRI1 Pin name Function HPI_D0 HPI data line 0 HPI_D1 HPI data line 1 HPI_D2 HPI data line 2 ...
Page 35
... The flow control mechanism is based on the RTS/CTS signals. Hardware flow control is supported on iChip‘s serial and parallel (HPI) connections. The host parallel connection has built-in hardware flow control signals as part of the interface logic. iChip CO2064/CO2128/CO2144 Data Sheet Pin name Function RXD0 ...
Page 36
... When ONREG=1, the internal power regulator is enabled and a decoupling capacitor has to be connected to pin 5 (64PP), pin 7 (128PP), or pin D4 (144PP). 1.2V Figure 6-1: iChip Power Connection 6.2 Crystal Connection The typical crystal connection is illustrated in the figure below. iChip CO2064/CO2128/CO2144 Data Sheet Figure 6-2: Crystal Connection Preliminary Hardware Interface 6-1 ...
Page 37
... HPI_IBF: Parallel input buffer full. When HIGH, indicates that the input buffer is full and iChipc cany read a data byte from the host. When iChip reads the data byte, this signal goes LOW. iChip CO2064/CO2128/CO2144 Data Sheet # of Stop Bits 1 1, 1.5, 2 Table 6-1: Host Data Format ...
Page 38
... Actual baud rate may be preprogrammed or dynamically defined as equal to the auto baud rate detected on the serial host interface (when the iChip operates in serial mode). When iChip operates in parallel mode, the modem interface baud rate must be preprogrammed. iChip CO2064/CO2128/CO2144 Data Sheet Hardware Interface # of Stop Bits ...
Page 39
... Connect One 7 Mechanical Characteristics 7.1 LFBGA 144-pin Body: 10.0 x 10.0 x 1.4 mm Pitch: 0.8 mm iChip CO2064/CO2128/CO2144 Data Sheet Recommended Soldering Profile Figure 7-1: LFBGA 144-pin Preliminary 7-1 ...
Page 40
... Connect One 7.2 Low-profile Quad Flat Pack (LQFP), 128-pin Body 1.4 mm Pitch: 0.5 mm Figure 7-2: Low-profile Quad Flat Pack (LQFP), 128-pin iChip CO2064/CO2128/CO2144 Data Sheet Recommended Soldering Profile Preliminary 7-2 ...
Page 41
... Connect One 7.3 Low-profile Quad Flat Pack (LQFP), 64-pin Body 1.4 mm Pitch: 0.5 mm Figure 7-3: Low-profile Quad Flat Pack (LQFP), 64-pin iChip CO2064/CO2128/CO2144 Data Sheet Recommended Soldering Profile Preliminary 7-3 ...
Page 42
... For 128-pin LQFP and 144-pin BGA Theta JA (C/W): Air flow is 0 m/s : 44.4 Air flow is 1 m/s : 37.7 Air flow is 2 m/s : 35.8 For 64-pin LQFP Theta JA (C/W): Air flow is 0 m/s : 47.9 Air flow is 1 m/s : 41.0 Air flow iChip CO2064/CO2128/CO2144 Data Sheet Pads vrefn bonding gndana gndreg vddadc vddreg voutreg ...
Page 43
... I/O lines default to input with pull -up resistor enabled at reset. 8.3.4 I/O Lines Current Drawing All the PIO lines can draw mA. However, the total current drawn by all the I/O lines must not exceed 150 mA. iChip CO2064/CO2128/CO2144 Data Sheet Electrical Specifications Preliminary 8-2 ...
Page 44
... DDCORE With internal oscillator operating at 32KHz, T =25° Current VDDIO DDIO DDIO Table 8-2: DC Operating Characteristics iChip CO2064/CO2128/CO2144 Data Sheet Rating -0.3 to +3.6 Volts -40C to 85C (-40F to 185F) -60C to 150C (-76F to 302F) from 3.0V to 3.6V from 3. from 3.0V to 3.6V DDIO , V from 3.0V to 3.6V DDIO =25° ...
Page 45
... Note 2: Maximum peak current specified is a function of differential input voltage (∆Vin) between two successive conversions and input impedance Z the maximum input peak current is given by: �� 8.4.2.3 PLL Parameters Table 8-5 displays the PLL parameters. iChip CO2064/CO2128/CO2144 Data Sheet Electrical Specifications Conditions Min End point method ...
Page 46
... Connect One 8.4.2.4 Crystal Oscillator Parameters Table 8-6 displays the crystal oscillator parameters. Table 8-6: Crystal Oscillator Parameters 8.4.2.5 POR Parameters Table 8-7 displays the POR parameters. iChip CO2064/CO2128/CO2144 Data Sheet Table 8-5: PLL Parameters Preliminary Electrical Specifications 8-5 ...
Page 47
... Internal Regulator Parameters Parameter Name Input supply mix33vdd voltage Output supply vddi voltage Normal Mode Table 8-9: 1.2V Internal Regulator Parameters 8.4.3 AC Operating Characteristics iChip CO2064/CO2128/CO2144 Data Sheet Table 8-7: POR Parameters Conditions Min Slope<3V/µs 2.7 onreg33=’1’ 1.08 Preliminary Electrical Specifications Typ Max Unit 3 ...
Page 48
... Connect One 8.4.3.1 PIO Characteristics Table 8-10 displays the PIO characteristics. Table 8-10: PIO Characteristics 8.4.3.2 SPI Parameters Table 8-11 and Figure 8-2 display the SPI parameters. iChip CO2064/CO2128/CO2144 Data Sheet Electrical Specifications Preliminary 8-7 ...
Page 49
... Connect One iChip CO2064/CO2128/CO2144 Data Sheet Figure 8-2: SPI Parameters Preliminary Electrical Specifications 8-8 ...
Page 50
... Connect One 8.4.3.3 EMAC Characterization Table 8-12 and Figure 8-3 display the EMAC characterization. Table 8-12: EMAC Characterization iChip CO2064/CO2128/CO2144 Data Sheet Table 8-11: SPI Parameters Preliminary Electrical Specifications 8-9 ...
Page 51
... Connect One Figure 8-3: EMAC Characterization 8.4.3.4 JTAG/ICE Timings Figure 8-4 and Table 8-13 display the ICE timings. iChip CO2064/CO2128/CO2144 Data Sheet Electrical Specifications Preliminary 8-10 ...
Page 52
... Connect One Table 8-14 and Figure 8-5 display the JTAG timings. iChip CO2064/CO2128/CO2144 Data Sheet Table 8-13: ICE Timings Figure 8-4: ICE Timings Table 8-14: JTAG Timings Preliminary Electrical Specifications 8-11 ...
Page 53
... Connect One 8.4.3.5 ADC Timing Characteristics Figure 8-6 displays the ADC timing characteristics. Figure 8-6: ADC Timing Characteristics iChip CO2064/CO2128/CO2144 Data Sheet Figure 8-5: JTAG Timings Preliminary Electrical Specifications 8-12 ...
Page 54
... T3 H PI_WR PI_D T7 H PI_IBF Receive cycle T10 H PI_C PI_R D T11 H PI_D T13 H PI_OBE Transmit cycle HPI_CS HPI_WR T15 HPI_RD HPI_WAIT hpi_wait signal iChip CO2064/CO2128/CO2144 Data Sheet T12 T14 T16 T17 Figure 8-7: HPI Parameters Preliminary Electrical Specifications 8-13 ...
Page 55
... HPI_D hold time after CS rising T13 HPI_OBE rising after HPI_WR falling T14 HPI_CS falling after HPI_OBE falling T15 HPI_WAIT falling after HPI_RD or HPI_WR falling T16 HPI_CS rising after HPI_WAIT rising T17 HPI_WAIT low time iChip CO2064/CO2128/CO2144 Data Sheet Min ...
Page 56
... Table 9-1: Classification Reflow Profiles Figure 9-1: Classification Reflow Profile Package Thickness <2.5 mm ≥2.5 mm Table 9-2: SnPb Eutectic Process – Package Peak Reflow Temperatures iChip CO2064/CO2128/CO2144 Data Sheet Recommended Soldering Profile Sn-Pb Eutectic Assembly 3°C/sec. max. 100°C 150°C 60-120 sec. 183°C 60-150 sec ...
Page 57
... Connect One Package Thickness Volume mm <350 <1.6 mm 260 +0°C 1.6 mm – 2.5 mm 260 +0°C ≥2.5 mm 250 +0°C Table 9-3: Pb-Free Process – Package Classification Reflow Temperatures iChip CO2064/CO2128/CO2144 Data Sheet Recommended Soldering Profile 3 3 Volume mm 350-2000 260 +0°C 250 +0°C 245 +0°C Preliminary 3 Volume mm >2000 260 +0° ...
Page 58
... CO2128 CO2128-48LI-3(SP) iChip CO2128 Sample Package (2 chips) II-EVB-630-3-110 Evaluation board for the CO2128, 110V II-EVB-630-3-220 Evaluation board for the CO2128, 220V CO2064-48LI-3 iChip CO2064 CO2064-48LI-3(SP) iChip CO2064 Sample Package (2 chips) II-EVB-600-3-110 Evaluation board for the CO2064, 110V ...
Page 59
... MIME part four: registration procedures RFC 2048 MIME part five: conformance criteria and examples RFC 2049 Hypertext transfer protocol HTTP/1.1 RFC 2068 Dynamic host configuration protocol (DHCP) RFC 2131 DHCP options (only relevant parts) RFC 2132 iChip CO2064/CO2128/CO2144 Data Sheet Internet Protocol Compliance Preliminary 11-1 ...
Page 60
... Connect One FTP security extensions RFC 2228 The TLS protocol version 1.0 RFC 2246 Table 11-1: Internet Protocol Compliance iChip CO2064/CO2128/CO2144 Data Sheet Internet Protocol Compliance Preliminary 11-2 ...
Page 61
... Password Authentication Protocol. Used optionally by the PPP protocol to identify the user to the ISP. Ping ICMP protocol ECHO message and its reply. Often used to debug IP networks and to test the accessibility of a network device. iChip CO2064/CO2128/CO2144 Data Sheet List of Terms and Acronyms Preliminary 12-1 ...
Page 62
... Internet. Works in conjunction with its underlying IP protocol. Telnet Network Terminal Protocol. Provides remote terminal connectivity, enabling you to execute tasks on a remote application server. TLS1 Transport Layer Security Version 1. Supersedes the SSL3 protocol. iChip CO2064/CO2128/CO2144 Data Sheet List of Terms and Acronyms Preliminary 12-2 ...