micrf501 Micrel Semiconductor, micrf501 Datasheet - Page 11

• Manufacturer Part Number: micrf501
• Description: 300mhz To 600mhz Radiowire? Rf Transceiver
• Manufacturer: Micrel Semiconductor

Modulation Inside PLL
A fast PLL requires a loop filter with relatively high bandwidth.
If a second order loop filter is chosen, it may not give
adequate attenuation of the comparison frequency. There-
fore in the following example a third order loop filter is chosen.
Example 1:
The component values will be:
With this loop filter, internal modulation up to 2400bps is
possible. The PLL lock time from power-down to Rx will be
approximately 1ms.
Modulation Outside PLL (Closed Loop)
When modulation is applied outside the PLL, it means that the
PLL should not track the changes in the loop due to the
modulation signal. A loop filter with relatively low bandwidth
is therefore necessary. The exact bandwidth will depend on
the actual modulation rate. Because the loop bandwidth will
be significantly lower than the comparison frequency, a
second order loop filter will normally give adequate attenua-
tion of the comparison frequency. If not, a third order loop filter
may give the extra attenuation needed.
Example 2:
The component values will be:
March 2003
MICRF501
Radio frequency
Comparison frequency
Loop bandwidth
VCO gain
Phase comparator gain
Phase margin
Breakthrough suppression A
Radio frequency
Comparison frequency
Loop bandwidth
VCO gain
Phase comparator gain
Phase margin
IN
IN
Figure 6. Second Order Loop Filter
C115
Figure 5. Third Order Loop Filter
1.5n
6.8n
C15
R109
6.2k
C116
33n
R101
R9
8.2k
C16
100n
f
f
BW
K
K
j
f
f
BW
K
K
j
RF
C
RF
C
R10
8.2k
o
d
o
d
22k
434MHz
100kHz
4.3kHz
28MHz/V
500µA/rad
62°
20dB
434MHz
140kHz
1.03kHz
28MHz/V
125µA/rad
62°
C103
150p
OUT
CmpR
OUT
11
Data rates above approximately 19200baud (including
Manchester encoding) can be used with this loop filter without
significant tracking of the modulating signal. PLL lock time will
be approximately 4ms.
If a faster PLL lock time is wanted, the charge pump can be
made to deliver a current of 500µA per unit phase error, while
an open drain NMOS on chip (Pin 10, CmpR) switches in a
second damping resistor (R10) to ground as shown in Figure
6. Once locked on the correct frequency, the PLL automati-
cally returns to standard low noise operation (charge pump
current: 125µA/rad). If correct settings have been made in the
control word (cpmp1 = 1, cpmp0 = 0), the fast locking feature
is activated and will reduce PLL lock time by a factor of two
without affecting the phase margin in the loop.
Components C17, C18 C19, R11, R12, R13 and R16 (see
application circuit) are necessary if FSK modulation is ap-
plied to the VCO. Data entered at the DATAIXO-pin will then
be fed through the Mod-pin (Pin 11) which is a current output.
The pin sources a current of 50µA when Logic 1 is entered at
the DATAIXO and drains the current for Logic 0. The capaci-
tance of C17 will set the order of filtering of the baseband
signal. A large capacitance will give a slow ramp-up and
therefore a high order of filtering of the baseband signal, while
a small capacitance gives a fast ramp-up, which in turn also
gives a broader frequency spectrum. Resistors R11 and R12
set the frequency deviation. If C18 is large compared to C17,
the frequency deviation will be large. R13 should be large to
avoid influencing the loop filter. Pin DATAIXO must be kept
in tri-state from the time Tx-mode is entered until one starts
sending data.
Modulation Outside PLL, Dual-Loop Filters
Modulation outside the PLL requires a loop filter with a
relatively low bandwidth compared to the modulation rate.
This results in a relatively long loop lock time. In applications
where modulation is applied to the VCO, but at the same time
a short start-up time from power down to receive mode is
needed, dual-loop filters can be implemented. Figure 7
shows how to implement dual-loop filters.
The loop filter used in transmit mode is made up of C15, C16,
R9 and R10. The fast lock feature is also included (internal
NMOS controlled by FLC, Fast Lock Control). This filter is
automatically switched in/out by an internal NMOS at Pin 4,
QchOut, which is controlled by DFC (Dual Filter Control). Bits
OutS2, OutS1, OutS0 must be set to 110. When QchOut is
used to switch the Tx loop filter to ground, neither QchOut nor
IchOut can be used as test pins to look at the different receiver
CMPOUT
DFC
FLC
Pin10
Pin9
Pin4
Figure 7. Dual-Loop Filters
R10
6.2k
100n
C16
R9
6.2k
6.8n
C15
R109
C116
6.2k
33n
C115
1.5n
R102 22k
C103
150p
R8 47k
MICRF501
towards_VCO
Micrel