le79489 Zarlink Semiconductor, le79489 Datasheet
![no-image](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_sml.jpg)
le79489
Available stocks
Related parts for le79489
le79489 Summary of contents
Page 1
... Loop and ground-key detector Comparator for ring-trip detection Ground-start capability On-hook transmission Ring-Trip Comparator Ground-Key Detector Loop Detector Signal Transmission Power-Feed Controller Switch Control VCC BSWEN BSWTH Le79489 Ve580 Series TESTOUT Test Relay Driver RINGOUT Ring Relay Driver Input C4 Decoder E1 and Control ...
Page 2
... D J DEVICE NUMBER/DESCRIPTION Le79489 Subscriber Line Interface Circuit Valid Combinations (Blank) Le79489* –2 DJC –3 1. For delivery using a tape and reel packing system, add a "T" suffix to the OPN (Ordering Part Number) when placing an order. 2. The green package meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment ...
Page 3
... Notes: 1. Pin 1 is marked for orientation Connect 3. RSVD = Reserved. Do not connect to this pin 32-Pin PLCC Zarlink Semiconductor Inc HPB 26 HPA VTX 23 RSVD RSN 22 21 AGND/DGND 20 ...
Page 4
... Battery supply for output power amplifiers. Switched to VBAT1 by BSWEN power supply. Transmit Audio. This output is a 0.5066 unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network. This must be electrically tied to VBAT1. 4 Zarlink Semiconductor Inc. Description is negative for normal RDC ...
Page 5
... These characterization and test procedures comply with section 4.6.2 of Bellcore TR-TSY-000357 Component Reliability Assurance Requirements for Telecommunications Equipment BAT1 + 0 Zarlink Semiconductor Inc. ...
Page 6
... Open loop Open loop 300 to 3.4 kHz, relative to 1 kHz +3 dBm to –55 dBm relative to 0 dBm – dBm, 1 kHz 6 Zarlink Semiconductor Inc. Min Typ Max Unit Note Ω – ...
Page 7
... Hz to 3.4 kHz 50 Hz 100 Hz 200 Hz 500 Hz to 3.4 kHz CAS pin to GND OVH = 1 OVH = 0 = 600 Ω 250 Ω 700 Ω Disconnect state Standby state Active state Disconnect state Standby state Active state 7 Zarlink Semiconductor Inc. Min Typ Max Unit 44.2 48.6 54.0 33.4 37.1 40.8 17.2 19.2 21.2 44.2 48.6 54.0 mA 16.0 18.0 20.0 0 1.3 I ...
Page 8
... Active state Standby state R from BX to GND L Active, Standby, and Tip Open states 100 µ Zarlink Semiconductor Inc. Min Typ Max Unit Note 0.7 mVrms 2.5 V 2.0 0.8 –75 40 –75 1200 µA –400 –600 –300 0.40 V 2.4 –500 – ...
Page 9
... V, BAT1 = –50 V, BAT2 = – 0.22 µ 0.5 µ CAS C = 120 150 kΩ RX network such as that shown in Note 1 above. The network reduces the group delay Zarlink Semiconductor Inc. TESTOUT BGND = 600 Ω 5.833 kΩ DC1 DC2 = 0.33 µ 220 nF 1N400x, OVH VBAT12 1 2 ...
Page 10
... CAS cutoff frequency. Standby loop current (resistive region connected from BSWEN to GND for automatic BSWEN switching delay from BAT2 to BAT1 is about 0 Zarlink Semiconductor Inc. DET Output Loop detector Loop detector loop detector ...
Page 11
... TMG to VBAT2 and is used to limit TMG power dissipation within the SLIC in Active states only. Power dissipated in the thermal management resistor TMG during the Active states TMG Power dissipated in the SLIC while in the Active states. 2 • 0. Zarlink Semiconductor Inc. , TMG ...
Page 12
... OVH = 1 , OVH = 1 , OVH = 0 a. Load Line (Typical) A RSN I SLIC L B RDC Feed current programmed by R and R DC1 b. Feed Programming Figure 1. DC Feed Characteristics 12 Zarlink Semiconductor Inc. OVH = 1 BAT1 = –50 V 48.0 mA DC1 DC2 DC2 60 ...
Page 13
... B. Four- to Two-Wire Insertion Loss A(TIP) R VTX L 2 SLIC AGND RSN 2 B(RING) S2 Closed, S1 Open / V ) 4-L Long. Sig. Gen log ( Longitudinal Balance 13 Zarlink Semiconductor Inc. A(TIP) VTX SLIC AGND RSN B(RING –20 log ( L4 ...
Page 14
... Z IN RSN B(RING) Return loss = –20 log ( Two-Wire Return Loss Test Circuit 200 Ω 200 Ω RFI Test Circuit 14 Zarlink Semiconductor Inc CAX 50 Ω Ω B CBX VTX ...
Page 15
... DC1 RDC TESTOUT RINGOUT AGND/ DGND BGND RFA BSWOUT BSWTH OVH BSWEN VBAT2 C4 C VBAT12 C3 VBAT1 C2 C1 TMG E1 TMG DET CAS F. Le79489 Test Circuit 15 Zarlink Semiconductor Inc (optional DC2 C DC RFA BATTERY GROUND ANALOG ...
Page 16
... Exact shape of this feature is optional. 0.550 0.553 5 Details of pin 1 identifier are optional but must be located -- 10 deg within the zone indicated. 6 Sum of DAM bar protrusions to be 0.007 max per lead. 7 Controlling dimension : Inch. 8 Reference document : JEDEC MS-016 32-Pin PLCC 16 Zarlink Semiconductor Inc. ...
Page 17
... In Electrical Characteristics, removed specifications for polarity grade options, 1 and Revision • Added notes to Ordering Information on page 2. Revision • Enhanced format of package drawing in Physical Dimensions • Added new headers/footers due to Zarlink purchase of Legerity on August 3, 2007 17 Zarlink Semiconductor Inc. ...
Page 18
... I C Standard Specification as defined by Philips. Zarlink, ZL, the Zarlink Semiconductor logo are trademarks, and Legerity, the Legerity logo and combinations thereof are registered trademarks of Zarlink Semiconductor Inc. All other trademarks and registered trademarks are the property of their respective owners. © 2007 Zarlink Semiconductor Inc. All Rights Reserved. ...