zl30152 Zarlink Semiconductor, zl30152 Datasheet

no-image

zl30152

Manufacturer Part Number
zl30152
Description
Universal Rate Adapting Synchronous Clock Generator
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ZL30152
Manufacturer:
MICROSEMI/美高森美
Quantity:
20 000
Part Number:
zl30152GGG2
Manufacturer:
Zarlink
Quantity:
140
Features
JTAG
Ref1
Osco
Ref0
Osci
Programmable synthesizers generate any clock-
rate from 1 kHz to 720 MHz
Precision synthesizers generate clocks with jitter
below 0.7 ps RMS for 10 G PHYs
Programmable digital PLL synchronize to any clock
rate from 1 kHz to 720 MHz
Flexible two-stage architecture translates between
arbitrary data rates, line coding rates and FEC
rates
Digital PLL filter jitter from 14 Hz, 28 Hz, 56 Hz,
112 Hz, 224 Hz, 448 Hz or 896 Hz
Automatic hitless reference switching and digital
holdover on reference fail
Two reference inputs configurable as single ended
or differential
Four LVPECL outputs and two LVCMOS outputs
Operates from a single crystal resonator or clock
oscillator
Configurable via SPI/I2C interface
ZL30152
Master Clock
Single Ended
Single Ended
Differential /
Differential /
JTAG
Reference Monitors
Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.
pwr_b
Copyright 2010-2011, Zarlink Semiconductor Inc. All Rights Reserved.
State Machine
Fr= Br*Kr*Mr/Nr
Figure 1 - Functional Block Diagram
DPLL
Zarlink Semiconductor Inc.
GPIO
Configuration
and Status
Clock Generator (Precision)
SPI / I
Universal Rate Adapting Synchronous
1
Fs= Bs*Ks*16*Ms/Ns
Applications
2
Synthesizer
C
Clock Generation for Physical Line Interface:
Clock Generation and Distribution for back plane
Interface:
Rapid-IO, PCI-Express, serial MII, Star Fabric,
XAUI
ZL30152GGG
ZL30152GGG2
SONET/SDH, OC-192/OC-48
SONET/SDH with FEC
10G Base X, R and W
100 BaseX, GE, Fibre channel
TDM, Telecom Bus, Utopia, SBI
*Pb Free Tin/Silver/Copper
Ordering Information
Div A
Div B
Div C
Div D
-40
64 Pin CABGA
64 Pin CABGA*
o
C to +85
Short Form Data Sheet
Clock Generator
LVCMOS
LVCMOS
LVPECL
LVPECL
LVPECL
LVPECL
Outputs
o
C
ZL30152
Trays
Trays
January 2011
hpdiff0_p/n
hpdiff1_p/n
hpoutclk0
hpoutclk1
hpdiff2_p/n
hpdiff3_p/n

Related parts for zl30152

zl30152 Summary of contents

Page 1

... XAUI Clock Generator (Precision) Synthesizer DPLL Fs= Bs*Ks*16*Ms/Ns Fr= Br*Kr*Mr/Nr Configuration and Status 2 GPIO SPI / I C Figure 1 - Functional Block Diagram 1 Zarlink Semiconductor Inc. ZL30152 Clock Generator Short Form Data Sheet January 2011 Ordering Information 64 Pin CABGA Trays 64 Pin CABGA* Trays +85 C Outputs ...

Page 2

... G PHY devices. The ZL30152 accepts 2 single ended or differential input references and generates 6 high performance programmable clock outputs. The highly integrated solution allows designers to replace multiple components with a single chip, simplifying design and reducing component count and power ...

Page 3

... Mechanical Drawing ZL30152 3 Zarlink Semiconductor Inc. Short Form Data Sheet ...

Page 4

... For more information about all Zarlink products Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively “Zarlink”) is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use ...

Related keywords