zl50408 Zarlink Semiconductor, zl50408 Datasheet - Page 29
![no-image](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_sml.jpg)
zl50408
Manufacturer Part Number
zl50408
Description
Managed 8-port 10/100m 1-port 10/100/1000m Ethernet Switch
Manufacturer
Zarlink Semiconductor
Datasheet
1.ZL50408.pdf
(132 pages)
- Current page: 29 of 132
- Download datasheet (2Mb)
3.2.1
Generated by the master (in our case, the ZL50408). The bus is considered to be busy after the Start condition is
generated. The Start condition occurs if while the SCL line is High, there is a High-to-Low transition of the SDA line.
Other than in the Start condition (and Stop condition), the data on the SDA line must be stable during the High
period of SCL. The High or Low state of SDA can only change when SCL is Low. In addition, when the I²C bus is
free, both lines are High.
3.2.2
The first byte after the Start condition determines which slave the master will select. The slave in our case is the
EEPROM. The first seven bits of the first data byte make up the slave address.
3.2.3
The eighth bit in the first byte after the Start condition determines the direction (R/W) of the message. A master
transmitter sets this bit to W; a master receiver sets this bit to R.
3.2.4
Like all clock pulses, the acknowledgment-related clock pulse is generated by the master. However, the transmitter
releases the SDA line (High) during the acknowledgment clock pulse. Furthermore, the receiver must pull down the
SDA line during the acknowledge pulse so that it remains stable Low during the High period of this clock pulse. An
acknowledgment pulse follows every byte transfer.
If a slave receiver does not acknowledge after any byte, then the master generates a Stop condition and aborts the
transfer.
If a master receiver does not acknowledge after any byte, then the slave transmitter must release the SDA line to let
the master generate the Stop condition.
3.2.5
After the first byte containing the address, all bytes that follow are data bytes. Each byte must be followed by an
acknowledge bit. Data is transferred MSB first.
3.2.6
Generated by the master. The bus is considered to be free after the Stop condition is generated. The Stop condition
occurs if while the SCL line is High, there is a Low-to-High transition of the SDA line.
3.3
The synchronous serial interface (SSI) serves the function of configuring the ZL50408 not at boot time but via a PC.
The PC serves as master and the ZL50408 serves as slave. The protocol for the synchronous serial interface is
nearly identical to the I²C protocol. The main difference is that there is no acknowledgment bit after each byte of
data transferred. Debounce logic on the clock signal (STROBE) can be turned off to speedup command time.
3 ID bits are used to allow up to eight ZL50408 devices to share the same synchronous serial interface. The ID of
each device can be setup by bootstrap.
To reduce the number of signals required, the register address, command and data are shifted in serially through
the DATAIN pin. STROBE- pin is used as the shift clock. DATAOUT pin is used as data return path.
START
Synchronous Serial Interface
Start Condition
Address
Data Direction
Acknowledgment
Data
Stop Condition
SLAVE ADDRESS
Figure 6 - Data Transfer Format for I²C Interface
R/W
ACK
Zarlink Semiconductor Inc.
DATA 1 (8bits)
ZL50408
29
ACK
DATA 2
ACK
DATA M
ACK
Data Sheet
STOP
Related parts for zl50408
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![SL1430](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Zarlink Semiconductor Inc [TV IF PREAMPLIFIER]
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT8980DC](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
256 x 256 Channels (8 TDM Streams @ 2.048Mb/s) Non-blocking Digital Switch (DX)
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT8981DE](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MV3508](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MV1822DIG](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
![SP8853B](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MV1820FCG](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Video Programme Delivery Control Interface Circuit
Manufacturer:
Zarlink Semiconductor
Datasheet:
![SP8719](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
SP8719520MHz LOW CURRENT TWO-MODULUS DIVIDERS
Manufacturer:
Zarlink Semiconductor
Datasheet:
![ML922](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
REMOTE CONTROL RECEIVER
Manufacturer:
Zarlink Semiconductor
Datasheet:
![SP4982](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
2·5GHz ÷8192 PRESCALER
Manufacturer:
Zarlink Semiconductor
Datasheet:
![SP4740](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
1·3GHz 4256 PRESCALER WITH LOW CURRENT AND LOW RADIATION
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT8980DP](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT3171BE](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT88E45AS](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet:
![MT8952BE](/images/manufacturer_photos/0/7/727/zarlink_semiconductor_tmb.jpg)
Part Number:
Description:
Manufacturer:
Zarlink Semiconductor
Datasheet: