njg1650hb6 New Japan Radio Co.,Ltd, njg1650hb6 Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
njg1650hb6
Manufacturer Part Number
njg1650hb6
Description
Njg1650hb6 Sp3t Switch Gaas Mmic
Manufacturer
New Japan Radio Co.,Ltd
Datasheet
1.NJG1650HB6.pdf
(8 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
njg1650hb6(TE1)
Manufacturer:
JRC
Quantity:
20 000
! TERMINAL INFORMATION
No.
1
2
3
4
5
6
7
8
SYMBOL
VCTL3
VCTL2
VCTL1
GND
PC
P3
P2
P1
Control port. This port is set to V
(-0.2~+0.2V). For good RF performance, please place a bypass capacitor
between this port and GND, close to this port. Please choose optimum
capacitance value from 10pF to 1000pF because this capacitor
influences a switching time.
RF port. This port is connected to PC port by control voltage of V
1st pin, V
internal circuit, an external capacitor is required.
Ground terminal. Please connect this terminal with ground plane as close
as possible for good RF performance.
RF port. This port is connected to PC port by control voltage of V
5th pin, V
internal circuit, an external capacitor is required.
Control port. This port is set to V
(-0.2~+0.2V). For good RF performance, please place a bypass capacitor
between this port and GND, close to this port. Please choose optimum
capacitance value from 10pF to 1000pF because this capacitor
influences a switching time.
RF port. This port is connected to PC port by control voltage of V
7th pin, V
internal circuit, an external capacitor is required.
Control port. This port is set to V
(-0.2~+0.2V). For good RF performance, please place a bypass capacitor
between this port and GND, close to this port. Please choose optimum
capacitance value from 10pF to 1000pF because this capacitor
influences a switching time.
Common RF port. This PC port is connected with either of P1, P2 and P3
by logical control voltage of VCTL1 to 3. In order to block DC bias voltage
of internal circuit, an external capacitor is required.
CTL(L)
CTL(L)
CTL(L)
at 5th and 7th pins. In order to block DC bias voltage of
at 1st and 7th pins. In order to block DC bias voltage of
at 1st and 5th pins. In order to block DC bias voltage of
DESCRIPTION
CTL(H)
CTL(H)
CTL(H)
(+2.0~+5.0V) or V
(+2.0~+5.0V) or V
(+2.0~+5.0V) or V
NJG1650HB6
CTL(H)
CTL(H)
CTL(H)
CTL(L)
CTL(L)
CTL(L)
- 3 -
at
at
at