hys64t128020edv-2.5-c2 Qimonda, hys64t128020edv-2.5-c2 Datasheet - Page 31
![no-image](/images/manufacturer_photos/0/5/549/qimonda_sml.jpg)
hys64t128020edv-2.5-c2
Manufacturer Part Number
hys64t128020edv-2.5-c2
Description
200-pin 1.5v Ddr2 Sdram So-dimm Modules So-dimm Sdram
Manufacturer
Qimonda
Datasheet
1.HYS64T128020EDV-2.5-C2.pdf
(33 pages)
1) Multiplying “Memory Density per I/O” with “Module Data Width” and dividing by 8 for Non-ECC and 9 for ECC modules gives the overall
Rev. 0.50, 2008-01
01242008-QE4B-HF08
Field
10
11
Field
1
2
3
4
5+6
7
8
9
10
module memory density in MBytes as listed in column “Coding”.
Description
Qimonda Component Prefix
Interface Voltage [V]
DRAM Technology
Component Density [Mbit]
Number of I/Os
Product Variations
Die Revision
Package, Lead-Free Status
Speed Grade
Description
Speed Grade
Die Revision
Values
HYB
18
T
256
512
1G
2G
40
80
16
0 .. 9
A
B
C
F
–19F
–1.9
–25F
–2.5
–3
–3S
–3.7
–5
Values
–19F
–1.9
–25F
–2.5
–3
–3S
–3.7
–5
–A
–B
31
HYS64T[128/256]020EDV–[25F/2.5/3S](–)C2
Coding
SSTL_18
DDR2
256 Mbit
Look up table
PC2–8500 6–6–6
PC2–8500 7–7–7
PC2–6400 6–6–6
PC2–4200 4–4–4
Constant
512 Mbit
1 Gbit
2 Gbit
×4
×8
×16
First
Second
FBGA, lead-containing
FBGA, lead-free
PC2–6400 5–5–5
PC2–5300 4–4–4
PC2–5300 5–5–5
PC2–3200 3–3–3
Coding
PC2–8500 6–6–6
PC2–8500 7–7–7
PC2–6400 5–5–5
PC2–6400 6–6–6
PC2–5300 4–4–4
PC2–5300 5–5–5
PC2–4200 4–4–4
PC2–3200 3–3–3
First
Second
Small Outline DDR2 SDRAM Modules
DDR2 DRAM Nomenclature
Advance Internet Data Sheet
TABLE 24