CMP0417AA2 FIDELIX [FIDELIX], CMP0417AA2 Datasheet
CMP0417AA2
Related parts for CMP0417AA2
CMP0417AA2 Summary of contents
Page 1
CMP0417AAx-E Document Title 256K x 16 bit Super Low Power and Low Voltage Full CMOS RAM Revision History Revision No. 0.0 Initial Draft Add tCP=10ns in AC characteristics 0.1 Minor Changes 0.2 Minor Changes Modified functional description & MRS update ...
Page 2
... No Connection • Three state output and TTL Compatible • Package Type : 48-FBGA-6.00x8.00 mm • Separated I/O power(VCCQ) & Core Power(VCC) • Page read/write operation words (CMP0417AA4, CMP0417AA5) • DPD mode when /ZZ goes low (CMP0417AA2, CMP0417AA5) Operating Voltage (V) ICC1 Speed f = 1MHz Min. ...
Page 3
... means don’t care.(Must be low or high state case of CMP0417AA2 & CMP0417AA5 product 3. In case of CMP0417AA1 & CMP0417AA4 product ABSOLUTE MAXIMUM RATINGS Item Voltage on any pin relative to Vss Voltage on Vcc supply relative to Vss Power Dissipation Storage temperature Operating Temperature 1 ...
Page 4
CMP0417AAx-E CAPACITANCE (f=1MHz , T =25’ Item Symbol Input capacitance Input/Output capacitance 1. Capacitance is sampled, not 100% tested. DC AND OPERATING CHARACTERISTICS Item Symbol Input leakage current Output leakage current I /CS=V LO ...
Page 5
CMP0417AAx-E AC OPERATING CONDITIONS TEST CONDITIONS (Test Load and Input/Output Reference) Input pulse level : 0.2 to VCC-0.2V Input rising and falling time : 5ns Input and output reference voltage : 0.5*VCCQ Output load(see right =30pF+1TTL L AC ...
Page 6
CMP0417AAx-E Power Up Sequence 1. Apply Power 2. Maintain stable power for a minimum of 200us with /CS=V Standby Mode State machines Wait 200us /CS=V IlL /ZZ=V IH (or/and /UB=/LB=V Standby Mode Standby Mode Characteristics Mode Standby Deep Power Down ...
Page 7
CMP0417AAx-E READ CYCLE (1) (Address controlled,/CS=/OE=V Address Data Out Previous Data Valid READ CYCLE (2) (/ZZ=/WE Address /CS /UB, /LB /OE Data Out High-Z 1. tHZ and tOHZ are defined as the time at which the outputs achieve ...
Page 8
CMP0417AAx-E WRITE CYCLE (1) (/WE controlled, /ZZ=V Address /CS /UB, /LB /WE Data in Data Out Data Undefined WRITE CYCLE (2) (/CS controlled, /ZZ=/WE=V Address /CS /UB, /LB /WE Data in Data Out WRITE CYCLE (3) (/UB, /LB controlled, /ZZ=V ...
Page 9
CMP0417AAx-E PAGE WRITE CYCLE (Address controlled, /ZZ=V tWC A0~A3 A4~A20 /CS /UB, /LB tAS(3) /WE Data in High-Z tWHZ Data Out Data Undefined 1. A write occurs during the overlap (tWP) of low /CS and /WE. A write begins when ...
Page 10
CMP0417AAx-E LOW POWER MODES 1. Mode Register Set A17 ~ Array Refresh Area A1 A0 Type 0 0 Full Array (Default RFU 1 0 ½ Array 1 1 ¼ Array 1. RFU : Reserved ...
Page 11
CMP0417AAx-E 3. Deep Power Down Mode Entry/Exit /ZZ tCDR /CS Parameter tCDR tR(Deep Power Down Mode only) tZZmin 4. Address Information Partial Array Refresh Mode (A3=0, A4=1) A2 A1, Reduced Memory Size Mode (A3=1, ...
Page 12
CMP0417AAx-E PACKAGE DIMENSION 48 BALL FINE PITCH BGA(0.75mm ball pitch) Top View B #A1 Side View D - Min ...