74HC/HCT162 Philips Semiconductors (Acquired by NXP), 74HC/HCT162 Datasheet
74HC/HCT162
Related parts for 74HC/HCT162
74HC/HCT162 Summary of contents
Page 1
... For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines 74HC/HCT162 Presettable synchronous BCD decade counter; synchronous reset Product specification File under Integrated Circuits, IC06 ...
Page 2
... Output capability: standard I category: MSI CC GENERAL DESCRIPTION The 74HC/HCT162 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC/HCT162 are synchronous presettable decade counters which feature an internal look-ahead carry and can be used for high-speed counting ...
Page 3
... V) parallel enable input (active LOW) count enable carry input flip-flop outputs terminal count output positive supply voltage Fig.2 Logic symbol. 3 Product specification 74HC/HCT162 Fig.3 IEC logic symbol. ...
Page 4
... LOW-to-HIGH CP transition X = don’t care = LOW-to-HIGH CP transition December 1990 Fig.4 Functional diagram. INPUTS MR CP CEP CET Product specification 74HC/HCT162 OUTPUTS ( ( count ( ...
Page 5
... Philips Semiconductors Presettable synchronous BCD decade counter; synchronous reset Fig.6 Typical timing sequence: reset outputs to zero; preset to BCD seven; count to eight, nine, zero, one, two and three; inhibit. December 1990 Fig.5 State diagram. 5 Product specification 74HC/HCT162 ...
Page 6
... Philips Semiconductors Presettable synchronous BCD decade counter; synchronous reset December 1990 Fig.7 Logic diagram. 6 Product specification 74HC/HCT162 ...
Page 7
... Product specification 74HC/HCT162 . TEST CONDITIONS UNIT WAVEFORMS 125 (V) min. max. 285 ns 2.0 Fig.8 57 4.5 48 6.0 325 ns 2.0 Fig.8 65 4.5 55 6.0 225 ns 2.0 Fig.9 45 4.5 38 6.0 110 ns 2.0 ...
Page 8
... The value of additional quiescent supply current ( I To determine I per input, multiply this value by the unit load coefficient shown in the table below. CC INPUT UNIT LOAD COEFFICIENT MR 0.95 CP 0.80 CEP 0.25 D 0.25 n CET 1.50 PE 0.30 December 1990 ) for a unit load given in the family specifications Product specification 74HC/HCT162 . ...
Page 9
... Product specification 74HC/HCT162 TEST CONDITIONS UNIT WAVEFORMS 125 ( 4.5 Fig 4.5 Fig 4.5 Fig 4.5 Fig 4.5 Fig 4.5 Figs 8 and ...
Page 10
... 50 GND HCT : GND Fig.10 Waveforms showing the set-up and hold times for the input (D December 1990 , TC) propagation delays, the clock pulse width, the n ) and parallel enable input (PE Product specification 74HC/HCT162 ...
Page 11
... Fig.12 Waveforms showing the CEP and CET set-up and hold times. APPLICATION INFORMATION The HC/HCT162 facilitate designing counters of any modulus with minimal external logic. The output is glitch-free due to the synchronous reset. PACKAGE OUTLINES See “74HC/HCT/HCU/HCMOS Logic Package Outlines” December 1990 Fig.13 Modulo-5 counter Product specification 74HC/HCT162 ...