cxa1690q Sony Electronics, cxa1690q Datasheet
cxa1690q
Available stocks
Related parts for cxa1690q
cxa1690q Summary of contents
Page 1
... Head Amplifier for Digital CCD Cameras Description The CXA1690Q is a bipolar IC developed as a head amplifier for digital CCD cameras. The CXA1690Q provides the following correlated double sampling, AGC for CCD signals, GCA for chroma signals, GCA for line signals, sample and hold for A/D converters, blanking, and reference voltage output/output driver for A/D converters ...
Page 2
... PBRFC RFGCA AGCCLP AGC LPF CAMSH REF BOTTOM C/V SW VISW CAMCLP LIN DRV AMP VISH LOUTCLP RFDC – 2 – CXA1690Q AGCCLP 15 CLPOB BLK REF PBLK TOP 12 OFFSET CC3 CLPSW 8 7 ...
Page 3
... Typ. 2mA Typ. 14mA – 3 – CXA1690Q (Vcc = 4.5V) Description Switches between CAM mode for the camera signal system and PB and LIN modes for the video signal system. CAM VIDEO High Low Video system Video system PB mode ...
Page 4
... CXA1690Q Description Clamps and outputs the DRVOUT (Pin 7) output signal. The switch for each mode is closed and the clamp potentials applied to this pin by selecting CAMVIDEO (Pin 1) or PBRFC (Pin 2). 1k Driver V ...
Page 5
... CXA1690Q Description This pin offset adjusts the CLPDRV black level when the CXA1690 satisfies the operating conditions for the camera signal system (when CAMVI is High and 54k PBREC is Low). VCC: approx. 500mV 20/50 VCC: approx. – ...
Page 6
... CXA1690Q Description Capacitor connection for AGCCLP clamping. 0.1 to 1µF 15.5k AGC amplifier MAX gain adjustment. 34.5k AGC amplifier gain adjustment. MIN GAIN 20 for V , MAX CC 50 GAIN for V ...
Page 7
... Equivalent circuit 1k 1k 127 86µ 86µ 78µ 63k 1k 34k 39µ 86µ 14k 127 36k 0.9µ 10k 1k 127 3µ 200µ 100µ – 7 – CXA1690Q Description 63k 34k Clamp pulse input (active: Low). CCD signal input. LIN signal input. ...
Page 8
... Pin Symbol Pin voltage No. 20 Vcc to Vcc RFCONT PBRFC approx. 2.8V Equivalent circuit 4k 1k 127 42k 50µ 100µ 127 7.3k 10k 100µ 100µ 10k 46k 18k 41k – 8 – CXA1690Q Description 35k RFGCA gain control. 52k PBRFC signal input. ...
Page 9
... With 200 load With 200 load BLKOF (BLK = 4.5V) – BLKOF (BLK = 0V) Adjust the DC level so that LIN input = 15kHz, 500mVp-p sine wave LINCLP. RFCONT = 4.5V, 15kHz, 80mVp-p sine wave RFCONT = 1.8V, 15kHz, 400mVp-p sine wave – 9 – CXA1690Q (Ta = 25° 4.5V) CC1 2 3 Min. Typ. Max. Unit — ...
Page 10
... CDSCLP2 BOTTOM C/V SW VISW CAMCLP LIN DRV AMP VISH LOUTCLP RFDC RFGCA Differs for each test 2µs 2µs – 10 – CXA1690Q 18 17 0.1µF AGCCLP 16 CLPOB PBLK 13 REF TOP 12 OFFSET 4.7µ 200 4.7µ ...
Page 11
... CXA1690Q ...
Page 12
... BLK output CAMVISW output DRVOUT output CLPDM CLPOUT output OPB Dummy pixel interval interval Signal level Basic black level [ 3] 2µs 2.05V 2.05V – Vf – 12 – CXA1690Q Signal interval 2. 2.6V 2µs Black level 2.05V 10µ 1.25V 2µ Approx. 2.1V when OFFSET Approx ...
Page 13
... In addition, the CAMCLP contains an OFFSET control pin which adjusts the CLP potential for the purpose of compensating the clamp level difference generated by the DRV. REFBOTTOM, REFTOP: REFBOTTOM and REFTOP are reference voltage source for the external A/D. They are connected to VRB and VRT, and supply 2V and 4V to the A/D. CC – 13 – CXA1690Q The maximum CC ...
Page 14
... A/D. The slew rate of the input signal for the sample-and-hold circuit can be controlled by adjusting the input current to VSHI. LOUTCLP: LOUTCLP is a clamp circuit which operates when the LIN signal is output by the DRV. The clamp potential is 2V. – 14 – CXA1690Q 2.5V 2.1V 1.4V (2V) ...
Page 15
... RFDC bias circuit which operates when the PBREC signal is output by the DRV. The DC bias potential is 3V. PBREC mode PBREC input REGCAOUT output 0.5 to 17dB VISH DRVOUT output (CLPDRV output enabling the gain to be varied from 0.5 to 17dB – 15 – CXA1690Q 2.8V 2.9V 2.2V (3V) ...
Page 16
... Ta – Temperature [°C] AGCCONT control temperature characteristics 1.5 4 4.5 RFGCA gain control temperature characteristics 20 = 4. 4.5V = 4. – 16 – CXA1690Q V -Gain AGCMAX = 4. 4.5V AGCCONT Ta = 75°C 35°C –20° 4.5 V [V] AGCCONT V -Gain RFCONT V = 4.500V 75°C 35°C –20°C ...
Page 17
... CAMCLP offset temperature characteristics 504.0 T-Voff V = 4.5V CC Fig.5 502.0 500.0 – – Temperature [°C] 55.0 Fig.6 54.0 53.0 – – Temperature [°C] 4.5 –52.0 Fig.7 –54.0 –56.0 – – Temperature [°C] – 17 – CXA1690Q When OFFSET = 4. When OFFSET = When OFFSET = 1. ...
Page 18
... SONY CODE QFP-32P-L01 QFP032-P-0707 EIAJ CODE JEDEC CODE 32PIN QFP (PLASTIC 0.15 0.24 M PACKAGE MATERIAL LEAD TREATMENT LEAD MATERIAL PACKAGE MASS – 18 – CXA1690Q 0.1 + 0.35 1.5 – 0.15 + 0.2 0.1 – 0.1 + 0.1 0.127 – 0.05 0° to 10° EPOXY RESIN SOLDER PLATING 42 ALLOY 0.2g ...