80C32-12D TEMIC [TEMIC Semiconductors], 80C32-12D Datasheet
80C32-12D
Related parts for 80C32-12D
80C32-12D Summary of contents
Page 1
... RAM, the timers, the serial port and the interrupt system continue to function. In the power down mode the RAM is saved and all other functions are inoperative. The 80C32 is identical to the 80C52 except that it has no on-chip ROM. MHS’s 80C52/80C32 are manufactured using SCMOS process which allows them to run from MHz with Vcc = 5 V. MHS’ ...
Page 2
... Interface Figure 1. Block Diagram 2 MATRA MHS Rev. E (31/08/95) ...
Page 3
... Diagrams are for reference only. Package sizes are not to scale. Rev. E (31/08/95) 80C32/80C52 P1.5 P1.6 P1.7 RST RxD/P3.0 80C32/80C52 NC TxD/P3.1 INT0/P3.2 INT1/P3.3 T0/P3.4 T1/P3.5 LCC 80C32/80C52 NC ALE PSEN P /A15 27 P /A14 26 P /A13 25 Flat Pack P0.4/A4 P0.5/A5 P0.6/A6 P0.7/ ALE PSEN P2.7/A14 P2.6/A13 P2.5/A12 3 ...
Page 4
... Pin Description VSS Circuit ground potential. VCC Supply voltage during normal, Idle, and Power Down operation. Port 0 Port bit open drain bi-directional I/O port. Port 0 pins that have 1’s written to them float, and in that state can be used as high-impedance inputs. ...
Page 5
... GF1 GF0 Rev. E (31/08/95) 80C32/80C52 1 FFFH). When EA is held low, the CPU executes only out of external Program Memory. EA must not be floated. XTAL1 Input to the inverting amplifier that forms the oscillator. Receives the external oscillator signal when an external oscillator is used. ...
Page 6
... Internal Power Down External Stop Clock Mode Due to static design, the MHS 80C32/C52 clock speed can be reduced until 0 MHz without any data loss in memory or registers. This mode allows step by step utilization, and permits to reduce system power consumption by bringing the clock frequency down to any value ...
Page 7
... TF2, the Timer 2 overflow bit, which can be used to generate an interrupt. If EXEN2 = 1, then Timer 2 still does the above, but with the added feature Rev. E (31/08/95) 80C32/80C52 Figure 5. Crystal Oscillator. To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected as shown in figure 6 ...
Page 8
... The capture mode is illustrated in Figure 7. Figure 7. Timer 2 in Capture Mode. In the auto-reload mode there are again two options, which are selected by bit EXEN2 in T2CON.If EXEN2 = 0, then when Timer 2 rolls over it does not only set TF2 but also causes the Timer 2 register to be reloaded ...
Page 9
... For further information please refer to the application note (ANM053) available upon request. Rev. E (31/08/95) 80C32/80C52 80C52 with Secret TAG Matra MHS offers special 64-bit identifier called “SECRET TAG” on the microcontroller chip. The Secret Tag option is available on both ROMless and masked microcontrollers ...
Page 10
... Electrical Characteristics Absolute Maximum Ratings* Ambiant Temperature Under Bias : C = commercial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . I = industrial . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . Voltage on VCC to VSS . . . . . . . . . . . . . . . . . . . . . . . . Voltage on Any Pin to VSS –0 Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 11
... Vcc – 0.3 Vcc – 0.7 Vcc – 1.5 Vcc – 0.3 Vcc – 0.7 Vcc – 1.5 – – 750 75 50 200 10 1 80C32/80C52 UNIT TEST CONDITIONS IOL = 100 A V IOL = 1.6 mA (note 2) V IOL = 3 IOL = 200 A V IOL = 3.2 mA (note 2) V IOL = 7 IOH = – ...
Page 12
... Absolute Maximum Ratings* Ambient Temperature Under Bias : M = Military . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . Voltage on VCC to VSS . . . . . . . . . . . . . . . . . . . . . . . . Voltage on Any Pin to VSS . . . . . . . . . . . . . . . –0 VCC + 0.5 V Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 13
... V 5.5 V 2.7 V 1.1 mA 1.8 mA 400 1 2 Freq (MHz) + 2.7 80C32/80C52 UNIT TEST CONDITIONS IOL = 0.8 mA (note 2) V IOL = 1.6 mA (note 2) V IOH = – IOH = – Vin = 0. 0.45 < Vin < Vin = 2 ...
Page 14
... Note 1 : ICC is measured with all output pins disconnected ; XTAL1 driven with TCLCH, TCHCL = 5 ns, VIL = VSS + .5 V, VIH = VCC –. XTAL2 N. RST = Port 0 = VCC. ICC would be slighty higher if a crystal oscillator used. Idle ICC is measured with all output pins disconnected ; ...
Page 15
... PSEN to Address Valid 55 TAVIV Address to Valid instr in TPLAZ PSEN low to Address Float External Program Memory Read Cycle Rev. E (31/08/95) 80C32/80C52 Example : TAVLL = Time for Address Valid to ALE low. TLLPL = Time for ALE low to PSEN low Output data READ signal Time Valid WRITE signal. ...
Page 16
... External Data Memory Characteristics (values in ns) 16 MHz SYM- PARAMETER min max min max min max min max min max min max min max min max BOL TRLRH RD pulse Width 340 TWLWH WR pulse Width 340 TLLAX Address Hold After ALE 85 TRLDV ...
Page 17
... TXHQX Output Data Hold after Clock 63 Rising Edge TXHDX Input Data Hold after Clock 0 Rising Edge TXHDV Clock Rising Edge to Input Data Valid Shift Register Timing Waveforms Rev. E (31/08/95) 80C32/80C52 20 MHz 25 MHz 30 MHz 36 MHz 600 480 400 330 480 380 300 220 90 ...
Page 18
... External Clock Drive Characteristics (XTAL1) SYMBOL PARAMETER FCLCL Oscillator Frequency TCLCL Oscillator period TCHCX High Time TCLCX Low Time TCLCH Rise Time TCHCL Fall Time External Clock Drive Waveforms AC Testing Input/Output Waveforms AC inputs during testing are driven at Vcc – 0.5 for a logic “1” and 0.45 V for a logic “0”. Timing measurements are made at VIH min for a logic “ ...
Page 19
... This propagation delay is dependent on variables such as temperature and pin loading. Propagation also varies from output to output and component. Typically though (T and WR propagation delays are approximately 50 ns. The other signals are typically 85 ns. Propagation delays are incorporated in the AC specifications. Rev. E (31/08/95) 80C32/80C52 = 25 C fully loaded ...
Page 20
... F1 Quad Flat Pack P : Plastic DIL S : PLCC Quad Flat Pack (1.4 mm Quad Flat Pack (1 mm) (1) Ceramic of multi-layer packages : contact TEMIC sales office. (2) See mechanical outlines available on Databook or on request. (3) Only for 80C32 at commercial range. 20 – MHz version – MHz version – MHz version – ...