SM5844 NPC [Nippon Precision Circuits Inc], SM5844 Datasheet - Page 4
![no-image](/images/no-image-200.jpg)
SM5844
Manufacturer Part Number
SM5844
Description
Asynchronous Sample Rate Converter
Manufacturer
NPC [Nippon Precision Circuits Inc]
Datasheet
1.SM5844.pdf
(26 pages)
PIN DESCRIPTION
N u m b e r
10, 11
12, 13
14, 15
19, 20
21, 22
23, 24
25, 26
1, 2
3, 4
8, 9
16
1 7
18
27
28
29
5
6
7
1
M L E N / D E E M
M D T / F S I 1
M C K / F S I 2
D M U T E
O W 1 8 N
O W 2 0 N
M C O M
T S T 1 N
T S T 2 N
S TAT E
N a m e
I C K S L
L R C I
B C K I
I F M 1
I F M 2
ICLK
V D D
IISN
DI
3
I/O
Ip
Ip
Ip
Ip
Ip
Ip
Ip
Ip
Ip
Ip
Ip
Ip
Ip
Ip
O
Ip
Ip
–
I
2
Data input
Input bit clock
Input word clock (fsi)
Input system clock input
Input system clock (ICLK) select. 384fsi when HIGH, and 256fsi when LOW .
Input format select
5 V supply pin
Direct mute pin
Interface switch control pin. M D T, MCK and MLEN control when HIGH. FSI1, FSI2 and DEEM
control when LOW .
W h e n M C O M i s H I G H : Microcontroller interface
data input (MDT)
W h e n M C O M i s H I G H : Microcontroller interface
bit clock (MCK)
W h e n M C O M i s H I G H : Microcontroller data word latch clock (MLEN)
W h e n M C O M i s L OW : Deemphasis ON/OFF control (DEEM)
Output format select
When IISN = HIGH (nor mal mode)
When IISN = LOW (IIS mode)
IIS output mode select. Normal mode when HIGH, and IIS mode when LOW .
Internal operation status output (for operation check)
Output dither control. Dither ON when LOW , and OFF when HIGH.
Test pin. Test mode when LOW . Normal operating mode when HIGH.
H I G H
H I G H
I F M 1
L O W
L O W
O W 2 0 N
O W 2 0 N
H I G H
H I G H
H I G H
H I G H
L O W
L O W
L O W
L O W
SM5844AF
H I G H
H I G H
L O W
L O W
I F M 2
O W 1 8 N
O W 1 8 N
H I G H
H I G H
H I G H
H I G H
L O W
L O W
L O W
L O W
W ord length
16 bits
20 bits
Description
W h e n M C O M i s L OW : Deemphasis frequency
set pins
W ord length
W ord length
NIPPON PRECISION CIRCUITS—4
H I G H
Data sequence
L O W
FSI1
20 bits
18 bits
16 bits
20 bits
18 bits
16 bits
M S B fi rst
LSB first
H I G H
H I G H
L O W
FSI2
Data position
Data position
Front packed
Rear packed
Front packed
Data position
Front packed
Rear packed
Rear packed
IIS mode
48.0 kHz
44.1 kHz
32.0 kHz
fsi