AD524B AD [Analog Devices], AD524B Datasheet - Page 9

no-image

AD524B

Manufacturer Part Number
AD524B
Description
Precision Instrumentation Amplifier
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD524BD
Manufacturer:
ADI
Quantity:
678
Part Number:
AD524BD
Manufacturer:
intel
Quantity:
1 700
Part Number:
AD524BD
Manufacturer:
ADI
Quantity:
835
Part Number:
AD524BD
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD524BDZ
Manufacturer:
VISHAY
Quantity:
3 971
Part Number:
AD524BDZ
Manufacturer:
ADI
Quantity:
835
Part Number:
AD524BE
Manufacturer:
FAIRCHILD
Quantity:
498
Part Number:
AD524BE
Manufacturer:
ADI
Quantity:
236
Part Number:
AD524BE
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Voltage offset and drift comprise two components each; input
and output offset and offset drift. Input offset is that component
of offset that is directly proportional to gain i.e., input offset as
measured at the output at G = 100 is 100 times greater than at
G = 1. Output offset is independent of gain. At low gains, out-
put offset drift is dominant, while at high gains input offset drift
dominates. Therefore, the output offset voltage drift is normally
specified as drift at G = 1 (where input effects are insignificant),
while input offset voltage drift is given by drift specification at a
high gain (where output offset effects are negligible). All input-
related numbers are referred to the input (RTI) which is to say
that the effect on the output is “G” times larger. Voltage offset
vs. power supply is also specified at one or more gain settings
and is also RTI.
By separating these errors, one can evaluate the total error inde-
pendent of the gain setting used. In a given gain configuration
both errors can be combined to give a total error referred to the
input (R.T.I.) or output (R.T.O.) by the following formula:
Total Error R.T.I. = input error + (output error/gain)
Total Error R.T.O. = (Gain × input error) + output error
As an illustration, a typical AD524 might have a +250 V out-
put offset and a –50 V input offset. In a unity gain configura-
tion, the total output offset would be 200 V or the sum of the
two. At a gain of 100, the output offset would be –4.75 mV or:
+250 V + 100(–50 V) = –4.75 mV.
The AD524 provides for both input and output offset adjust-
ment. This simplifies very high precision applications and mini-
mize offset voltage changes in switched gain applications. In
such applications the input offset is adjusted first at the highest
programmed gain, then the output offset is adjusted at G = 1.
GAIN
The AD524 has internal high accuracy pretrimmed resistors for
pin programmable gain of 1, 10, 100 and 1000. One of the
preset gains can be selected by pin strapping the appropriate
gain terminal and RG
The AD524 can be configured for gains other than those that
are internally preset; there are two methods to do this. The first
method uses just an external resistor connected between pins 3
and 16, which programs the gain according to the formula
(see Figure 31).
REV. E
–INPUT
+INPUT
Figure 30. Operating Connections for G = 100
G = 1000
G = 100
RG
G = 10
RG
2
1
2
together (for G = 1 RG
+V
R
G
S
AD524
–V
G –1
40k
S
10k
INPUT
OFFSET
NULL
2
is not connected).
V
OUTPUT
SIGNAL
COMMON
OUT
–9–
For best results R
temperature coefficient. An external R
and gain drift due to the mismatch between it and the internal
thin-film resistors. Gain accuracy is determined by the tolerance
of the external R
tors ( 20%). Gain drift is determined by the mismatch of the
temperature coefficient of R
the internal resistors (– 50 ppm/ C typ).
The second technique uses the internal resistors in parallel with
an external resistor (Figure 32). This technique minimizes the
gain adjustment range and reduces the effects of temperature
coefficient sensitivity.
The AD524 may also be configured to provide gain in the out-
put stage. Figure 33 shows an H pad attenuator connected to
the reference and sense lines of the AD524. R1, R2 and R3
should be made as low as possible to minimize the gain variation
and reduction of CMRR. Varying R2 will precisely set the gain
without affecting CMRR. CMRR is determined by the match of
R1 and R3.
Figure 32. Operating Connections for G = 20, Low Gain
T.C. Technique
–INPUT
+INPUT
–INPUT
+INPUT
G =
1k
1.5k
–INPUT
+INPUT
(R2||40k ) + R1 + R3
Figure 31. Operating Connections for G = 20
*R|
*R|
*R|
4k
RG
RG
*
NOMINAL ( 20%)
(R2||40k )
G = 10
G = 100
G = 1000
G = 1000
1
2
G = 100
G = 10
2.105k
G = 10
RG
= 4444.44
= 404.04
RG
= 40.04
2
G
RG
RG
G
1
and the absolute accuracy of the internal resis-
1
2
Figure 33. Gain of 2000
should be a precision resistor with a low
AD524
G
AD524
and the temperature coefficient of
–V
+V
AD524
+V
–V
S
S
S
S
–V
+V
S
S
G
G =
affects both gain accuracy
4000
G =
(R1 + R2 + R3)||R
40,000
||
40,000
2.105
4444.44
R3
2.26k
R2
5k
+1 = 20
2.26k
+1 = 20
AD524
R1
REFERENCE
V
OUT
V
REFERENCE
L
OUT
20%
R
2k
17%
L
V
OUT

Related parts for AD524B