SC16C2552 Philips Semiconductors, SC16C2552 Datasheet - Page 22
![no-image](/images/manufacturer_photos/0/5/522/philips_semiconductors_sml.jpg)
SC16C2552
Manufacturer Part Number
SC16C2552
Description
Dual UART with 16-byte transmit and receive FIFOs
Manufacturer
Philips Semiconductors
Datasheet
1.SC16C2552.pdf
(38 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C2552BIA44
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
SC16C2552BIA44,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
SC16C2552CIA44
Manufacturer:
NXPLIPS
Quantity:
15 000
Part Number:
SC16C2552IA44
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Part Number:
SC16C2552IA44,518
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
SC16C2552IA44,529
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
SC16C2552IA44D
Manufacturer:
SC
Quantity:
1 831
Philips Semiconductors
9397 750 11636
Product data
7.10 Alternate Function Register (AFR)
7.9 Scratchpad Register (SPR)
The SC16C2552 provides a temporary data register to store 8 bits of user
information.
This is a read/write register used to select specific modes of MF operation and to
allow both UART register’s sets to be written concurrently.
Table 19:
Table 20:
Bit
7-3
2-1
0
AFR[2]
0
0
1
1
Symbol
AFR[7-3]
AFR[2-1]
AFR[0]
Alternate Function Register bits description
MFA, MFB function selection
AFR[1]
0
1
0
1
Rev. 03 — 20 June 2003
Description
Not used. All are initialized to logic 0.
Selects a signal function for output on the MFA, MFB pins. These
signal functions are described as: OP2 (interrupt enable),
BAUDOUT, or TXRDY. Only one signal function can be selected
at a time. See
When this bit is set, CPU can write concurrently to the same
register in both UARTs. This function is intended to reduce the
dual UART initialization time. It can be used by CPU when both
channels are initialized to the same state. The external CPU can
set or clear this bit by accessing either register set. When this bit
is set, the Channel Select pin still selects the channel to be
accessed during read operation. Setting or clearing this bit has no
effect on read operations. The user should ensure that LCR[7] of
both channels are in the same state before executing a
concurrent write to the registers at address 0, 1, or 2.
Logic 0 = No concurrent write (normal default condition).
Logic 1 = Register set A and B are written concurrently with a
single external CPU I/O write operation.
Dual UART with 16-byte transmit and receive FIFOs
MF function
OP2
BAUDOUT
RXRDY
reserved
Table
20.
© Koninklijke Philips Electronics N.V. 2003. All rights reserved.
SC16C2552
22 of 38