SY10E151 Micrel Semiconductor, SY10E151 Datasheet

no-image

SY10E151

Manufacturer Part Number
SY10E151
Description
6-BIT D REGISTER
Manufacturer
Micrel Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SY10E151
Manufacturer:
SYNERGY
Quantity:
20 000
Part Number:
SY10E151JC
Manufacturer:
SYNERGY
Quantity:
11 040
Part Number:
SY10E151JC
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
SY10E151JC
Manufacturer:
SYNERGY
Quantity:
20 000
Part Number:
SY10E151JC TR
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
SY10E151JI
Manufacturer:
SYNERGY
Quantity:
1 263
Part Number:
SY10E151JI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
SY10E151JI
Manufacturer:
MICREL
Quantity:
2 084
Part Number:
SY10E151JI
Manufacturer:
MICREL/麦瑞
Quantity:
20 000
Part Number:
SY10E151JI TR
Manufacturer:
Micrel Inc
Quantity:
10 000
FEATURES
BLOCK DIAGRAM
1100MHz toggle frequency
Extended 100E V
Differential outputs
Asynchronous Master Reset
Dual clocks
Fully compatible with industry standard 10KH,
100K ECL levels
Internal 75K input pulldown resistors
Fully compatible with Motorola MC10E/100E151
Available in 28-pin PLCC package
CLK
CLK
D
D
D
D
D
D
M
R
0
1
2
3
4
5
1
2
EE
range of –4.2V to –5.46V
D
D
D
D
D
D
R
R
R
R
R
R
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
Q
0
0
1
1
2
2
3
3
4
4
5
5
6-BIT D
REGISTER
1
master-slave D-type flip-flops with differential outputs,
designed for use in new, high-performance ECL systems.
The two external clock signals (CLK
through a logical OR operation before use as clocking
control for the flip-flops. Data is clocked into the flip-flops
on the rising edge of either CLK
both CLK
master and is transferred to the slave when either CLK
CLK
to make all Q outputs go to a logic LOW.
DESCRIPTION
PIN CONFIGURATION
PIN NAMES
The SY10/100E151 offer 6 edge-triggered, high-speed,
The MR (Master Reset) signal operates asynchronously
2
(or both) go HIGH.
D
CLK
MR
Q
Q
V
V
D
D
D
D
CCO
D
D
0
EE
0
0
1
–D
Pin
–Q
–Q
4
2
5
3
1
0
and CLK
1
5
, CLK
5
5
26
27
28
1
2
3
4
2
25 24 23 22 21 20 19
5
2
are at a logic LOW, data enters the
6
TOP VIEW
7
PLCC
J28-1
8
9
1
Data Inputs
Clock Inputs
Master Reset
True Outputs
Inverting Outputs
V
CC
or CLK
10 11
Function
to Output
1
, CLK
Rev.: D
Issue Date: November, 1998
18
17
16
15
14
13
12
2
(or both). When
SY100E151
SY10E151
2
Q
Q
V
Q
Q
Q
Q
) are gated
4
CC
4
3
3
2
2
Amendment: /0
1
or

Related parts for SY10E151

SY10E151 Summary of contents

Page 1

... PIN NAMES Q 5 Pin D – CLK , CLK – – CCO 1 SY10E151 SY100E151 , CLK ) are gated CLK (or both). When 1 2 are at a logic LOW, data enters the ...

Page 2

... Inputs CLK CLK + Max. Unit — — 150 — — SY10E151 SY100E151 Output ( ( (t) n Condition — — ...

Page 3

... Commercial + Max. Unit Condition 1100 1400 — MHz ps 475 650 800 475 650 850 0 –175 — ps 350 175 — ps 750 550 — ps 400 — — ps — 65 — ps 300 450 700 ps SY10E151 SY100E151 — — — — — — 1 — ...

Page 4

... This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc (408) 914-7878 http://www.micrel.com FAX WEB © 2000 Micrel Incorporated 4 SY10E151 SY100E151 Rev. 03 ...

Related keywords