DAC0830LCM National Semiconductor, DAC0830LCM Datasheet - Page 9

no-image

DAC0830LCM

Manufacturer Part Number
DAC0830LCM
Description
8-Bit P Compatible/ Double-Buffered D to A Converters
Manufacturer
National Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DAC0830LCM
Manufacturer:
NSC
Quantity:
317
DAC0830 Series Application Hints
*
The ILE pin is an active high chip select which can be de-
coded from the address bus as a qualifier for the normal CS
signal generated during a write operation. This can be used
to provide a higher degree of decoding unique control sig-
nals for a particular DAC, and thereby create a more efficient
addressing scheme.
Another useful application of the ILE pin of each DAC in a
multiple DAC system is to tie these inputs together and use
this as a control line that can effectively “freeze” the outputs
of all the DAC’s at their present value. Pulling this line low
latches the input register and prevents new data from being
written to the DAC. This can be particularly useful in multi-
processing systems to allow a processor other than the one
TIE TO LOGIC 1 IF NOT NEEDED (SEE SEC. 1.1).
FIGURE 2. Controlling Mutiple DACs
FIGURE 3.
(Continued)
9
controlling the DAC’s to take over control of the data bus and
control lines. If this second system were to use the same ad-
dresses as those decoded for DAC control (but for a different
purpose) the ILE function would prevent the DAC’s from be-
ing erroneously altered.
In a “Stand-Alone” system the control signals are generated
by discrete logic. In this case double-buffering can be con-
trolled by simply taking CS and XFER to a logic “0”, ILE to a
logic “1” and pulling WR
Pulling WR
“1” on either of these lines will prevent the changing of the
analog output.
2
low will then update the analog output. A logic
1
low to load data to the input latch.
DS005608-35
DS005608-36
www.national.com

Related parts for DAC0830LCM