MAX6959 MAXIM [Maxim Integrated Products], MAX6959 Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
MAX6959
Manufacturer Part Number
MAX6959
Description
2-Wire Interfaced, 3V to 5.5V, 4-Digit, 9-Segment LED Display Drivers with Keyscan
Manufacturer
MAXIM [Maxim Integrated Products]
Datasheet
1.MAX6959.pdf
(19 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX6959AAEE
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX6959AAEE+T
Manufacturer:
MAXIM
Quantity:
271
Company:
Part Number:
MAX6959AAPE+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Company:
Part Number:
MAX6959BAEE
Manufacturer:
MAXIM
Quantity:
196
One data bit is transferred during each clock pulse.
The data on the SDA line must remain stable while SCL
is high (Figure 4).
The acknowledge bit is a clocked 9th bit that the recipi-
ent uses to handshake receipt of each byte of data
(Figure 5). Thus, each byte transferred effectively
requires 9 bits. The master generates the 9th clock
pulse, and the recipient pulls down SDA during the
acknowledge clock pulse, such that the SDA line is sta-
ble low during the high period of the clock pulse. When
the master is transmitting to the MAX6958/MAX6959,
the MAX6958/MAX6959 generate the acknowledge bit
because the MAX6958/MAX6959 are the recipients.
When the MAX6958/MAX6959 are transmitting to the
master, the master generates the acknowledge bit
because the master is the recipient.
The MAX6958/MAX6959 have a 7-bit-long slave
address (Figure 3). The eighth bit following the 7-bit
slave address is the R/W bit. Set the R/W bit low for a
write command and high for a read command.
Figure 3. Slave Address
Figure 4. Bit Transfer
Figure 6. Command Byte Received
SDA
SCL
9-Segment LED Display Drivers with Keyscan
SDA
SCL
DATA STABLE,
DATA VALID
S
MSB
0
COMMAND BYTE IS STORED ON RECEIPT OF STOP CONDITION
_______________________________________________________________________________________
CHANGE OF
DATA ALLOWED
SLAVE ADDRESS
2-Wire Interfaced, 3V to 5.5V, 4-Digit,
1
1
ACKNOWLEDGE FROM
MAX6958/MAX6959
Slave Address
Acknowledge
Bit Transfer
R/W
1
0
A
D15
0
The MAX6958/MAX6959 are available in one of two
possible slave addresses (see Table 2 and Ordering
Information). The first 6 bits (MSBs) of the MAX6958/
MAX6959 slave address are always 011100. Slave
address bit A0 is internally hardwired to either GND in
the MAX695_A_, or V+ in the MAX695_B_. A maximum
of two MAX6958/MAX6959 devices can share a bus.
A write to the MAX6958/MAX6959 comprises the trans-
mission of the MAX6958/MAX6959s’ slave address with
the R/W bit set to zero, followed by at least 1 byte of
information. The first byte of information is the com-
mand byte, which determines the register that stores
the next byte written to the MAX6958/MAX6959. If a
STOP condition is detected after the command byte is
received, the MAX6958/MAX6959 take no further action
(Figure 6) beyond storing the command byte.
Figure 5. Acknowledge
Table 2. MAX6958/MAX6959 Address Map
SLAVE ADDRESS
D14
SDA
SCL
CONDITION
MAX695_A_
MAX695_B_
START
D13
BIT A0
0
COMMAND BYTE
D12
D11
1
LSB
ACKNOWLEDGE FROM
A0
D10
MAX6958/MAX6959 DEVICE ADDRESS
MAX6958/MAX6959
A6
Message Format for Writing
0
0
2
D9
A5
1
1
D8
R/W
NOT ACKNOWLEDGE
A4
1
1
ACKNOWLEDGE
A
A3
8
ACKNOWLEDGMENT
1
1
CLOCK PULSE FOR
P
ACK
A2
0
0
9
A1
0
0
A0
0
1
7