DAC702 BURR-BROWN [Burr-Brown Corporation], DAC702 Datasheet - Page 6

no-image

DAC702

Manufacturer Part Number
DAC702
Description
Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTERS
Manufacturer
BURR-BROWN [Burr-Brown Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DAC702 336953-001
Manufacturer:
I
Quantity:
15
Part Number:
DAC702 336953-001
Manufacturer:
a
Quantity:
10
Part Number:
DAC702BH
Manufacturer:
LT
Quantity:
150
Part Number:
DAC702BH
Manufacturer:
BB/TI
Quantity:
387
Part Number:
DAC702BH-BI
Manufacturer:
BB/TI
Quantity:
387
Part Number:
DAC702BH/QM
Manufacturer:
BB/TI
Quantity:
420
Part Number:
DAC702CH
Manufacturer:
BB/TI
Quantity:
368
Part Number:
DAC702KP
Manufacturer:
a
Quantity:
67
Part Number:
DAC702KP
Manufacturer:
BB
Quantity:
20 000
DISCUSSION OF
SPECIFICATIONS
DIGITAL INPUT CODES
The DAC701/702/703 accept complementary digital
input codes in either binary format (CSB, unipolar or
COB, bipolar). The COB models DAC702/703 may be
connected by the user for either complementary offset
binary (COB) or complementary two’s complement (CTC)
codes (see Table I).
TABLE I. Digital Input Codes.
ACCURACY
Linearity
This specification describes one of the most important mea-
sures of performance of a D/A converter. Linearity error is
the deviation of the analog output from a straight line drawn
through the end points (all bits ON point and all bits OFF
point).
Differential Linearity Error
Differential linearity error (DLE) of a D/A converter is the
deviation from an ideal 1LSB change in the output from one
adjacent output state to the next. A differential linearity error
specification of 1/2LSB means that the output step sizes
can be between 1/2LSB and 3/2LSB when the input changes
from one adjacent input state to the next. A negative DLE
specification of no more than –1LSB (–0.006% for 14-bit
resolution) insures monotonicity.
Monotonicity
Monotonicity assures that the analog output will increase or
remain the same for increasing input digital codes. The
DAC701/702/703 are specified to be monotonic to 14 bits
over the entire specification temperature range.
DRIFT
Gain Drift
Gain drift is a measure of the change in the full-scale range
output over temperature expressed in parts per million per
degree centigrade (ppm/ C). Gain drift is established by: (1)
testing the end point differences for each D/A at t
and t
+25 C value; and (3) dividing by the temperature change.
* Invert the MSB of the COB code with an external inverter to obtain CTC
code.
DIGITAL
CODES
INPUT
FFFF
0000
7FFF
8000
MAX
H
H
H
H
; (2) calculating the gain error with respect to the
Complementary
+1/2 Full Scale
+1/2 Full Scale
®
Straight Binary
+ Full Scale
DAC701
DAC701, 702, 703
–1LSB
(CSB)
Zero
ANALOG OUTPUT
Complementary
Offset Binary
DAC702/703
Bipolar Zero
+ Full Scale
– Full Scale
(COB)
–1LSB
Two’s Complement
Complementary
DAC702/703
Bipolar Zero
– Full Scale
+ Full Scale
MIN
(CTC)*
–1LSB
, +25 C
6
Zero Drift
Zero drift is a measure of the change in the output with
FFFF
specified temperature range. For the bipolar models, zero is
measured at 7FFF
inputs. This code corresponds to zero volts (DAC703) or
zero milliamps (DAC702) at the analog output. The maxi-
mum change in offset at t
zero error at +25 C and is divided by the temperature
change. This drift is expressed in parts per million of full
scale range per degree centigrade (ppm of FSR/ C).
SETTLING TIME
Settling time of the D/A is the total time required for the
analog output to settle within an error band around its final
value after a change in digital input. Refer to Figure 1 for
typical values for this family of products.
Voltage Output
Settling times are specified to 0.003% of FSR ( 1/2LSB
for 14 bits) for two input conditions: a full-scale range
change of 20V (DAC703) or 10V (DAC701) and a 1LSB
change at the “major carry,” the point at which the worst-
case settling time occurs. (This is the worst-case point since
all of the input bits change when going from one code to the
next).
Current Output
Settling times are specified to 0.003% of FSR for a full-
scale range change for two output load conditions: one for
10
because the output RC time constant becomes the dominant
factor in determining settling time for large resistive loads.
FIGURE 1. Final-Value Error Band vs Full-Scale Range
COMPLIANCE VOLTAGE
Compliance voltage applies only to current output models. It
is the maximum voltage swing allowed on the output current
pin while still being able to maintain specified accuracy.
0.001
to 100
H
0.01
0.1
(DAC701) applied to the digital inputs over the
1
0.01
Settling Time.
and one for 1000 . It is specified this way
R
L
= 100
H
(bipolar zero) applied to the digital
DAC702
0.1
MIN
Settling Time (µs)
R
L
= 1k
or t
MAX
DAC701
is referenced to the
1
DAC703
10

Related parts for DAC702