XC2S100E-6FG676C XILINX [Xilinx, Inc], XC2S100E-6FG676C Datasheet - Page 108

no-image

XC2S100E-6FG676C

Manufacturer Part Number
XC2S100E-6FG676C
Description
Spartan-IIE FPGA
Manufacturer
XILINX [Xilinx, Inc]
Datasheet
Spartan-IIE FPGA Family: Pinout Tables
Revision History
108
Version
No.
1.0
1.1
2.0
2.1
2.3
11/15/01
12/20/01
11/18/02
02/14/03
06/18/08
Date
Initial Xilinx release.
Corrected differential pin pair designations.
Added XC2S400E and XC2S600E and FG676. Removed L37 designation from FT256 pinouts.
Minor corrections and clarifications to pinout definitions. Removed Preliminary designation.
Added differential pairs table on
Clarified that XC2S50E has two VREF pins per bank.
Added
numbering. Updated links. Synchronized all modules to v2.3.
Package Overview
section. Updated all modules for continuous page, figure, and table
www.xilinx.com
page
57, fixed 3 P/N designation typos introduced in v2.0.
Description
DS077-4 (2.3) June 18, 2008
Product Specification
R

Related parts for XC2S100E-6FG676C