PIC12F1840 MICROCHIP [Microchip Technology], PIC12F1840 Datasheet - Page 90

no-image

PIC12F1840

Manufacturer Part Number
PIC12F1840
Description
8-Pin Flash Microcontrollers with nanoWatt XLP Technology
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC12F1840-E/MF
Manufacturer:
MICROCHIP
Quantity:
3 000
Part Number:
PIC12F1840-E/SN
Manufacturer:
TI
Quantity:
1 200
Part Number:
PIC12F1840-E/SN
0
Part Number:
PIC12F1840-I/MF
Manufacturer:
CONEXANT
Quantity:
101
Part Number:
PIC12F1840-I/P
Manufacturer:
MICROCHIP
Quantity:
200
Part Number:
PIC12F1840-I/SN
Manufacturer:
MICROCHIP
Quantity:
4 500
Part Number:
PIC12F1840-I/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC12F1840-I/SN
0
Company:
Part Number:
PIC12F1840-I/SN
Quantity:
10 300
Company:
Part Number:
PIC12F1840-I/SN
Quantity:
10 900
Part Number:
PIC12F1840T-E/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC12F1840T-E/SN
0
Company:
Part Number:
PIC12F1840T-I/SNVAO
Quantity:
32
PIC12F/LF1840
9.1.1
When global interrupts are disabled (GIE cleared) and
any interrupt source has both its interrupt enable bit
and interrupt flag bit set, one of the following will occur:
• If the interrupt occurs before the execution of a
FIGURE 9-1:
DS41441A-page 90
Instruction Flow
SLEEP instruction
- SLEEP instruction will execute as a NOP.
- WDT and WDT prescaler will not be cleared
- TO bit of the STATUS register will not be set
- PD bit of the STATUS register will not be
(INTCON reg.)
Note
Interrupt flag
GIE bit
Instruction
Fetched
Instruction
Executed
CLKOUT
cleared.
OSC1
1:
2:
3:
4:
PC
(1)
(2)
WAKE-UP USING INTERRUPTS
XT, HS or LP Oscillator mode assumed.
CLKOUT is not available in XT, HS or LP Oscillator modes, but shown here for timing reference.
T
GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.
OST
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1
Inst(PC) = Sleep
Inst(PC - 1)
= 1024 T
PC
WAKE-UP FROM SLEEP THROUGH INTERRUPT
OSC
(drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.
Inst(PC + 1)
Sleep
PC + 1
Processor in
Sleep
PC + 2
Preliminary
T
OST (3)
Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4
Interrupt Latency
Inst(PC + 2)
Inst(PC + 1)
• If the interrupt occurs during or after the execu-
Even if the flag bits were checked before executing a
SLEEP instruction, it may be possible for flag bits to
become set before the SLEEP instruction completes. To
determine whether a SLEEP instruction executed, test
the PD bit. If the PD bit is set, the SLEEP instruction
was executed as a NOP.
PC + 2
tion of a SLEEP instruction
- SLEEP instruction will be completely exe-
- Device will immediately wake-up from Sleep
- WDT and WDT prescaler will be cleared
- TO bit of the STATUS register will be set
- PD bit of the STATUS register will be cleared.
cuted
(4)
Dummy Cycle
PC + 2
 2011 Microchip Technology Inc.
Dummy Cycle
Inst(0004h)
0004h
Inst(0005h)
Inst(0004h)
0005h

Related parts for PIC12F1840