MC68HC11F1CPU2 FREESCALE [Freescale Semiconductor, Inc], MC68HC11F1CPU2 Datasheet - Page 25

no-image

MC68HC11F1CPU2

Manufacturer Part Number
MC68HC11F1CPU2
Description
MC68HC11F1 Technical Data
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet
3.1 CPU Registers
TECHNICAL DATA
This section presents information on M68HC11 central processing unit (CPU) archi-
tecture. Data types, addressing modes, the instruction set, and the extended address-
ing range required to support this MCU’s memory expansion feature are also included,
as are special operations such as subroutine calls and interrupts.
The CPU is designed to treat all peripheral, I/O, and memory locations identically as
addresses in the 64 Kbyte memory map. This is referred to as memory-mapped I/O.
There are no special instructions for I/O that are separate from those used for memory.
This architecture also allows accessing an operand from an external memory location
with no execution-time penalty.
M68HC11 CPU registers are an integral part of the CPU and are not addressed as if
they were memory locations. The seven registers, discussed in the following para-
graphs, are shown in Figure 3-1.
SECTION 3 CENTRAL PROCESSING UNIT
Freescale Semiconductor, Inc.
For More Information On This Product,
CENTRAL PROCESSING UNIT
Go to: www.freescale.com
3-1

Related parts for MC68HC11F1CPU2