AIC1340CS AIC [Analog Intergrations Corporation], AIC1340CS Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
AIC1340CS
Manufacturer Part Number
AIC1340CS
Description
High Performance, Tripple-Ouput, Auto-Tracking Combo Controller
Manufacturer
AIC [Analog Intergrations Corporation]
Datasheet
1.AIC1340CS.pdf
(7 pages)
Pin 7:
Pin 8:
Pin 9:
Pin 10: GATE3: Linear Controller output drive pin.
Pin 11: FB3
Pin 12: COMP1 External compensation pin. This
VIN2:
VOUT2: Output of the linear regulator.
GND:
This pin supplies power to the in-
ternal regulator. Connect this pin
to a suitable 3.3V source.
Additionally, this pin is used to
monitor the 3.3V supply. If, fol-
lowing a start-up cycle, the volt-
age drops below 2.6V (typically),
the chip shuts down. A new soft-
start cycle is initiated upon return
of the 3.3V supply above the u n-
der-voltage threshold.
Supplies current up to 500mA.
Signal GND for IC. All voltage
levels are measured with respect
to this pin.
This pin can drive either a Dar-
lington NPN transistor or a N-
channel MOSFET.
Negative feedback pin for the
linear controller error amplifier
connect this pin to a resistor d i-
vider to set the linear controller
output voltage.
Pin 13: FB1
Pin 14: OCSET: Current limit sense pin. Connect
Pin 15: PGND:
Pin 16: LGATE: Lower N-MOSFET gate drive pin.
pin is connected to error amplifier
output and PWM comparator. An
RC network is connected to FB1
in to compensate the voltage
control feedback loop of the con-
verter.
The error amplifier inverting input
pin. the FB1 pin and COMP1 pin
are used to compensate the volt-
age-control feedback loop.
a resistor R
the drain of the external high-side
N-MOSFET. R
200 A current source (I
and the upper N-MOSFET on-
resistance ( R
current trip point according to the
following equation:
Driver power GND pin. PGND
should be connected to a low im-
pedance ground plane in close to
lower N-MOSFET source.
I
PEAK
I
OCSET
OCSET
R
DS(ON)
DS(ON)
OCSET
AIC1340
R
from this pin to
) set the over-
OCSET
, an internal
OCSET
6
),