MAX2369 MAXIM [Maxim Integrated Products], MAX2369 Datasheet - Page 13

• Manufacturer Part Number: MAX2369
• Description: Complete Dual-Band Quadrature Transmitter
• Manufacturer: MAXIM [Maxim Integrated Products]

Table 4. Configuration Register (CONFIG)
Two major concepts should be employed to produce a
noise-free and EMC-compliant transmitter: minimize cir-
cular current-loop area to reduce H-field radiation and
minimize voltage drops to reduce E-field radiation. To
minimize the circular current-loop area, bypass as
close to the part as possible and use the distributed
capacitance of a ground plane. To minimize voltage
drops, make V
traces short.
The “don't care” bits in the registers should be zero in
order to minimize electromagnetic radiation due to
unnecessary bit banging. RC filtering can also be used
to slow the clock edges on the 3-wire interface, reduc-
ing high-frequency spectral content. RC filtering also
provides for transient protection against IEC802 testing
by shunting high frequencies to ground, while the
VCO_BYPASS
IF_PLL_SHDN
IF_PD_POL
BIT NAME
LD_MODE
IQ_LEVEL
UNUSED
UNUSED
BUF_DIV
UNUSED
UNUSED
UNUSED
ICP
CC
POWER-UP
______________________________________________________________________________________
traces short and wide, and make RF
STATE
Compliance Considerations
111
00
00
1
1
0
1
0
0
1
1
1
LOCATION
(0 = LSB)
4, 3 ,2
Electromagnetic
BIT
9, 8
7, 6
15
14
13
12
11
10
5
1
0
0 shuts down the IF PLL. This mode is used with an external IF VCO and IF PLL.
Set to 0 for normal operation.
Set to 0 for normal operation.
1 selects 200mV
1 selects ÷2 on IFLO port; 0 bypasses the divider.
1 bypasses IF VCO and enables a buffered input for external VCO use.
A 2-bit register sets the IF charge-pump current as follows:
00 = 200µA
01 = 260µA
10 = 400µA
11 = 530µA
Not used. Leave in the power-up/initialized state.
IF phase-detector polarity; 1 selects positive polarity (increasing tuning voltage
on the VCO produces increasing frequency); 0 selects negative polarity
(increasing tuning voltage on the VCO produces decreasing frequency).
Not used. Leave in the power-up/initialized state.
Set to 0 for normal operation.
Determines output mode for LOCK detector pin as follows:
0 = test mode, LD_MODE cannot be 0 for normal operation
1 = IF PLL lock detector
Quadrature Transmitter
RMS
series resistance attenuates the transients for error-free
operation. The same applies to the override pins
(SHDN, TXGATE).
When floating the override pins, bypass to ground with
the capacitors as close to the part as possible.
High-frequency bypass capacitors are required close
to the pins with a dedicated via to ground. The 48-pin
QFN-EP package provides minimal inductance ground
by using an exposed paddle under the part. Provide at
least five low-inductance vias under the paddle to
ground to minimize ground inductance. Use a solid
ground plane wherever possible. Any cutout in the
ground plane may act as slot radiator and reduce its
shield effectiveness.
Keep the RF LO traces as short as possible to reduce
LO radiation and susceptibility to interference.
input mode; 0 selects 100mV
Complete Dual-Band
FUNCTION
RMS
input mode.
13