ADG3247 AD [Analog Devices], ADG3247 Datasheet - Page 4

no-image

ADG3247

Manufacturer Part Number
ADG3247
Description
2.5 V/3.3 V, 16-Bit, 2-Port Level Translating, Bus Switch
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADG3247BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADG3247
V
GND
V
V
I
I
I
V
R
C
C
C
I
t
t
t
Max Data Rate
Channel Jitter
f
I
CC
PLH
PZH
PHZ
BE
OZ
OL
CC
INH
INL
P
R
I
ON
X
X
IN
CC
ON
OFF
ON
, t
, t
, t
PHL
PZL
PLZ
Positive Power Supply Voltage
Ground (0 V) Reference
Minimum Input Voltage for Logic 1
Maximum Input Voltage for Logic 0
Input Leakage Current at the Control Inputs
OFF State Leakage Current. It is the maximum leakage current at the switch pin in the OFF state.
ON State Leakage Current. It is the maximum leakage current at the switch pin in the ON state.
Max Pass Voltage. The max pass voltage relates to the clamped output voltage of an NMOS device when the switch
input voltage is equal to the supply voltage.
Ohmic Resistance Offered by a Switch in the ON State. It is measured at a given voltage by forcing a specified
amount of current through the switch.
On Resistance Match between Any Two Channels, i.e., R
OFF Switch Capacitance
ON Switch Capacitance
Control Input Capacitance. This consists of BEx and SEL.
Quiescent Power Supply Current. It is measured when all control inputs are at a logic HIGH or LOW level and
the switches are OFF.
Extra Power Supply Current Component per each BEx Control Input when the Input is not Driven at the Supplies.
Data Propagation Delay through the Switch in the ON State. Propagation delay is related to the RC time constant
R
Bus Enable Times. These are the times taken to cross the V
in response to the control signal, BEx.
Bus Disable Times. These are the times taken to place the switch in the high impedance OFF state in response to the
control signal. They are measured as the time taken for the output voltage to change by V from the original quiescent
level, with reference to the logic level transition at the control input. (Refer to Figure 3 for enable and disable times.)
Maximum Rate at which Data Can Be Passed through the Switch
Peak-to-Peak Value of the Sum of the Deterministic and Random Jitter of the Switch Channel
Operating Frequency of Bus Enable. This is the maximum frequency at which Bus Enable (BE) can be toggled.
ON
C
L
, where C
PRELIMINARY TECHNICAL DATA
L
is the load capacitance.
TERMINOLOGY
–4–
ON
T
Max – R
voltage at the switch output when the switch turns on
ON
Min
REV. PrD

Related parts for ADG3247