74ACTQ00_99 FAIRCHILD [Fairchild Semiconductor], 74ACTQ00_99 Datasheet

no-image

74ACTQ00_99

Manufacturer Part Number
74ACTQ00_99
Description
Manufacturer
FAIRCHILD [Fairchild Semiconductor]
Datasheet
© 1999 Fairchild Semiconductor Corporation
74ACTQ00
Quiet Series
General Description
The ACTQ00 contains four 2-input NAND gates and uti-
lizes Fairchild FACT Quiet Series
tee quiet output switching and improve dynamic threshold
performance FACT Quiet Series features GTO
control and undershoot corrector in addition to a split
ground bus for superior ACMOS performance.
Ordering Code:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code.
Logic Symbol
Pin Descriptions
FACT , Quiet Series , FACT Quiet Series , and GTO
Order Number
74ACTQ00SC
74ACTQ00PC
Package Number
IEEE/IEC
M14A
N14A
Quad 2-Input NAND Gate
technology to guaran-
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
A
O
Pin Names
DS010888.prf
n
n
, B
are trademarks of Fairchild Semiconductor Corporation.
n
output
Features
Connection Diagram
Inputs
Outputs
I
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Improved latch-up immunity
Outputs source/sink 24 mA
Has TTL-compatible inputs
CC
Description
reduced by 50%
Package Description
Pin Assignment for
DIP and SOIC
August 1990
Revised April 1999
www.fairchildsemi.com

Related parts for 74ACTQ00_99

74ACTQ00_99 Summary of contents

Page 1

Quiet Series Quad 2-Input NAND Gate General Description The ACTQ00 contains four 2-input NAND gates and uti- lizes Fairchild FACT Quiet Series technology to guaran- tee quiet output switching and improve dynamic threshold performance FACT Quiet Series features GTO ...

Page 2

Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Input Voltage ( Output Diode Current ( ...

Page 3

AC Electrical Characteristics Symbol Parameter t Propagation Delay PLH Data to Output t Propagation Delay PHL Data to Output t Output to Output OSHL t Skew (Note 8) OSLH Note 7: Voltage Range 5.0 is 5.0V 0.5V. Note 8: Skew ...

Page 4

FACT Noise Characteristics The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT. Equipment: Hewlett Packard ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body Package Number M14A 5 www.fairchildsemi.com ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-001, 0.300” Wide LIFE SUPPORT POLICY FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN ...

Related keywords