24AA02 MICROCHIP [Microchip Technology], 24AA02 Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
24AA02
Manufacturer Part Number
24AA02
Description
1K/2K 1.8V I 2 C O Serial EEPROMs
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet
1.24AA02.pdf
(12 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
24AA02-I/P
Manufacturer:
AD
Quantity:
1 020
Company:
Part Number:
24AA02-I/SN
Manufacturer:
MICROCHIP
Quantity:
1 001
Company:
Part Number:
24AA02-I/SN
Manufacturer:
MCP
Quantity:
1 896
Part Number:
24AA02-I/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
24AA02-I/ST
Manufacturer:
INTERSIL
Quantity:
1 001
Part Number:
24AA02-I/ST
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
24AA02/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
24AA024HT-I/MNY
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
24AA024T-E/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
TABLE 1-3:
FIGURE 1-2:
Clock frequency
Clock high time
Clock low time
SDA and SCL rise time
SDA and SCL fall time
START condition hold time
START condition setup time
Data input hold time
Data input setup time
STOP condition setup time
Output valid from clock
Bus free time
Output fall time from V
min to V
Input filter spike suppres-
sion (SDA and SCL pins)
Write cycle time
Endurance
Note 1: Not 100% tested. C
1996 Microchip Technology Inc.
SCL
SCL
SDA
OUT
IN
2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region
3: The combined T
4: This parameter is not tested but guaranteed by characterization. For endurance estimates in a specific appli-
Parameter
IL
T
(minimum 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
noise spike suppression. This eliminates the need for a T
cation, please consult the Total Endurance Model which can be obtained on our BBS or website.
SU
max
:
STA
24AA01
24AA02
AC CHARACTERISTICS
BUS TIMING DATA
T
SP
IH
T
AA
SP
and V
B
T
Symbol
= total capacitance of one bus line in pF.
Thd:sta
Thd:dat
Tsu:sta
Tsu:dat
F
Tsu:sto
T
Thigh
Tlow
Tbuf
HD
Fclk
T
Taa
Twr
Tof
—
Tr
Tf
SP
T
HYS
:
STA
LOW
specifications are due to new Schmitt trigger inputs which provide improved
T
HD
Standard Mode
:
STA
4000
4700
4000
4700
4000
4700
10M
Min
250
1M
—
—
—
—
—
—
—
0
T
HIGH
T
HD
:
1000
3500
DAT
Max
100
300
250
50
10
—
—
—
—
—
—
—
—
—
T
AA
20 +0.1
V
1300
1300
10M
CC
Min
600
600
600
100
600
1M
C
—
—
—
—
—
—
Fast Mode
0
B
I
= 4.5 - 5.5V
specification for standard operation.
T
SU
:
DAT
Max
400
300
300
900
250
50
10
—
—
—
—
—
—
—
—
—
T
SU
cycles
Units
:
kHz
STO
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
T
24AA01/02
R
(Note 1)
(Note 1)
After this period the first
clock pulse is generated
Only relevant for repeated
START condition
(Note 2)
(Note2)
Time the bus must be free
before a new transmission
can start
(Note 1), C
(Note 3)
Byte or Page mode
25 C, Vcc = 5.5V, Block
Mode (Note 4)
Remarks
T
BUF
DS21052F-page 3
B
100 pF