93C56B MICROCHIP [Microchip Technology], 93C56B Datasheet - Page 5

no-image

93C56B

Manufacturer Part Number
93C56B
Description
2K 5.0V Automotive Temperature Microwire Serial EEPROM
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
93C56B-E/MS
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
93C56B-E/SN
Manufacturer:
MIC
Quantity:
20 000
Part Number:
93C56B-E/ST
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
93C56B-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
93C56B-I/P
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
93C56B-I/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
93C56B1
Manufacturer:
ST
Quantity:
5 510
Part Number:
93C56B1
Manufacturer:
CMD
Quantity:
5 510
Part Number:
93C56B1
Manufacturer:
ST
0
Part Number:
93C56B6
Quantity:
5 510
Part Number:
93C56B6
Quantity:
5 510
Part Number:
93C56B6
Manufacturer:
ST
0
3.4
The ERASE instruction forces all data bits of the spec-
ified address to the logical “1” state. This cycle begins
on the rising clock edge of the last address bit.
The DO pin indicates the READY/BUSY status of the
device if CS is brought high after a minimum of 250 ns
low (T
ming is still in progress. DO at logical “1” indicates that
the register at the specified address has been erased
and the device is ready for another instruction.
FIGURE 3-2:
FIGURE 3-3:
CLK
1998 Microchip Technology Inc.
DO
CLK
DO
CS
DI
CS
DI
CSL
ERASE
). DO at logical “0” indicates that program-
HIGH-Z
HIGH-Z
ERASE TIMING
ERAL TIMING
1
1
0
1
0
1
A
1
N
A
0
N
-1
A
Preliminary
X
N
-2
•••
•••
3.5
The ERAL instruction will erase the entire memory
array to the logical “1” state. The ERAL cycle is identical
to the ERASE cycle, except for the different opcode.
The ERAL cycle is completely self-timed and com-
mences at the rising clock edge of the last address bit.
Clocking of the CLK pin is not necessary after the
device has entered the ERAL cycle.
The DO pin indicates the READY/BUSY status of the
device, if CS is brought high after a minimum of 250 ns
low (T
plete.
A0
X
T
T
CSL
CSL
CSL
Erase All (ERAL)
) and before the entire ERAL cycle is com-
T
T
EC
WC
T
T
SV
CHECK STATUS
SV
CHECK STATUS
BUSY
BUSY
93C56A/B
READY
READY
DS21206B-page 5
HIGH-Z
HIGH-Z
T
T
CZ
CZ

Related parts for 93C56B