24C65-E/P MICROCHIP [Microchip Technology], 24C65-E/P Datasheet

no-image

24C65-E/P

Manufacturer Part Number
24C65-E/P
Description
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet
Device Selection Table
Features:
• Voltage Operating Range: 1.8V to 6.0V
• Industry Standard Two-Wire Bus Protocol I
• 8-Byte Page, or Byte modes Available
• 2 ms Typical Write Cycle Time, Byte or Page
• 64-Byte Input Cache for Fast Write Loads
• Up to 8 devices may be connected to the same
• Including 100 kHz (1.8V ≤ Vcc < 4.5V) and 400
• Programmable Block Security Options
• Programmable Endurance Options
• Schmitt Trigger, Filtered Inputs for Noise
• Output Slope Control to Eliminate Ground Bounce
• Self-Timed Erase and Write Cycles
• Power-on/off Data Protection Circuitry
• Endurance:
• Electrostatic Discharge Protection > 4000V
• Data Retention > 200 years
• 8-pin PDIP/SOIJ Packages
• Temperature Ranges
• Pb-Free and RoHS Compliant
© 2008 Microchip Technology Inc.
*24XX65 is used in this document as a generic part
number for the 24AA65/24LC65/24C65 devices.
- Peak write current 3 mA at 6.0V
- Maximum read current 150 μA at 6.0V
- Standby current 1 μA, typical
Compatible
bus for up to 512K bits total memory
kHz (4.5V ≤ V
Suppression
- 10,000,000 E/W cycles for a High Endurance
- 1,000,000 E/W cycles for a Standard
- Industrial (I)
- Automotive (E)
Part Number
Block
Endurance Block
24AA65
24LC65
24C65
CC
≤ 6.0V) Compatibility
64K I
V
-40°C to
-40°C to +125°C
CC
1.8-6.0V
2.5-6.0V
4.5-6.0V
Range
2
24AA65/24LC65/24C65
C
+85°C
Smart Serial
2
C™
Page Size
64 Bytes
64 Bytes
64 Bytes
Description:
The Microchip Technology Inc. 24AA65/24LC65/
24C65 (24XX65)* is a “smart” 8K x 8 Serial Electrically
Erasable PROM. This device has been developed for
advanced, low-power applications such as personal
communications, and provides the systems designer
with flexibility through the use of many new user-pro-
grammable features. The 24XX65 offers a relocatable
4K bit block of ultra-high-endurance memory for data
that changes frequently. The remainder of the array, or
60K bits, is rated at 1,000,000 erase/write (E/W) cycles
ensured. The 24XX65 features an input cache for fast
write loads with a capacity of eight pages, or 64 bytes.
This device also features programmable security
options for E/W protection of critical data and/or code
of up to fifteen 4K blocks. Functional address lines
allow the connection of up to eight 24XX65’s on the
same bus for up to 512K bits contiguous EEPROM
memory. Advanced CMOS technology makes this
device ideal for low-power nonvolatile code and data
applications. The 24XX65 is available in the standard
8-pin plastic DIP and 8-pin surface mount SOIJ
package.
Package Types
PDIP
SOIJ
Temp. Ranges
C, I, E
C, I
EEPROM
C
V
A0
A1
A2
SS
V
A0
A1
A2
SS
1
2
3
4
1
2
3
4
Packages
8
7
6
5
8
7
6
5
P, SM
P, SM
P, SM
V
NC
SCL
SDA
DS21073K-page 1
CC
V
NC
SCL
SDA
CC

Related parts for 24C65-E/P

24C65-E/P Summary of contents

Page 1

... Bytes Bytes Description: The Microchip Technology Inc. 24AA65/24LC65/ 24C65 (24XX65 “smart” Serial Electrically Erasable PROM. This device has been developed for advanced, low-power applications such as personal communications, and provides the systems designer 2 C™ with flexibility through the use of many new user-pro- grammable features ...

Page 2

... Block Diagram I/O Memory Control Control XDEC Logic Logic I/O SCL SDA DS21073K-page 2 Pin Function Table Name HV Generator A0, A1 EEPROM SDA Array SCL Page Latches Cache YDEC Sense Amp. R/W Control Function User Configurable Chip Selects Ground Serial Address/Data/I/O Serial Clock +1 ...

Page 3

... Operating current Standby current Note 1: This parameter is periodically sampled and not 100% tested. FIGURE 1-1: BUS TIMING START/STOP SCL STA SDA Start © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 V = +1.8V to +6.0V CC Commercial (C 0°C to +70°C A Industrial (I -40°C to +85°C A Automotive (E -40° ...

Page 4

... TABLE 1-2: AC CHARACTERISTICS Parameter Symbol Clock frequency F CLK Clock high time T HIGH Clock low time T LOW SDA and SCL rise time T R SDA and SCL fall time T F Start condition setup time Start condition setup time Data input hold time ...

Page 5

... DATA TRANSFER SEQUENCE ON THE SERIAL BUS (A) (B) SCL SDA Start Condition © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 3.3 Stop Data Transfer (C) A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition. 3.4 Data Valid (D) ...

Page 6

... Device Addressing A control byte is the first byte received following the Start condition from the master device. The control byte consists of a four-bit control code, for the 24XX65 this is set as ‘1010’ binary for read and write operations. The next three bits of the control byte are the device select bits (A2, A1, A0) ...

Page 7

... SDA Line Bus C Activity : K FIGURE 4-3: CURRENT ADDRESS READ S T Bus Activity A Master R T SDA Line S Bus Activity © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 Word Word Address (0) Address (1) Byte Word Word Address ( Control ...

Page 8

... FIGURE 4-4: RANDOM READ S T Word Control A Byte Address ( SDA Line S A Bus C Activity K FIGURE 4-5: SEQUENTIAL READ Bus Activity Control Data n Master Byte SDA Line A C Bus Activity K DS21073K-page Word Control R Address (0) Byte ...

Page 9

... Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 5.4 Contiguous Addressing Across Multiple Devices The device select bits A2, A1, A0 can be used to expand the contiguous address space for up to 512K bits by adding up to eight 24XX65's on the same bus ...

Page 10

... Security Options The 24XX65 has a sophisticated mechanism for write protecting portions of the array. This write-protect function is programmable and allows the user to protect 0-15 contiguous 4K blocks. The user sets the security option by sending to the device the starting block number for the protected region and the number of blocks to be protected ...

Page 11

... Figure 8-3, a Write command has been initiated starting at byte 2 of page 3 in the array with a © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 fully loaded cache of 64 bytes. Since the cache started loading at byte 2, the last two bytes loaded into the cache will ‘roll over' and be loaded into the first two bytes of page 0 (of the cache) ...

Page 12

... FIGURE 8-1: CONTROL SEQUENCE BIT ASSIGNMENTS Control Byte Address Byte R Slave Device Address Select Bits Security Read S t Acknowledges from Device ...

Page 13

... Last 3 pages in cache written to next row in array. © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 2 64 bytes of data are loaded into cache. cache cache page 1 cache page 2 • • • byte 7 bytes 8-15 bytes 16-23 4 Remaining pages in cache are written to sequential pages in array ...

Page 14

... PACKAGING INFORMATION 9.1 Package Marking Information 8-Lead PDIP (300 mil) XXXXXXXX T/XXXNNN YYWW 8-Lead SOIJ (5.28 mm) XXXXXXXX T/XXXXXX YYWWNNN Legend: XX...X Customer-specific information Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week ‘01’) ...

Page 15

... N NOTE 1RWHV © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 PLO %RG\ >3', DS21073K-page 15 ...

Page 16

... α 1RWHV DS21073K-page 16 PP %RG\ >62,-@ β φ L © 2008 Microchip Technology Inc. ...

Page 17

... Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 DS21073K-page 17 ...

Page 18

... APPENDIX A: REVISION HISTORY Revision J Corrections to Section 1.0, Electrical Characteristics. Revision K (07/2008) Revised Temperature ranges; Ambient temperature; Revised Package Drawings; Replaced Support; Revised Product ID System. DS21073K-page 18 On-line © 2008 Microchip Technology Inc. ...

Page 19

... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2008 Microchip Technology Inc. 24AA65/24LC65/24C65 CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • Distributor or Representative • ...

Page 20

... Telephone: (_______) _________ - _________ Application (optional): Would you like a reply? Y Device: 24AA65/24LC65/24C65 Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs you find the organization of this document easy to follow? If not, why? 4 ...

Page 21

... Pattern a) 24LC65T-I/SM: 64 Kbit Smart Serial, Tape and Reel, 5.28 mm SOIJ package, Industrial temperature, 2.5V b) 24LC65-I/P: Industrial temperature, PDIP package, 2.5V c) 24AA65T-/SM: 64 Kbit Smart Serial, Tape and Reel, 5.28 mm SOIJ package, Commercial temperature, 1.8V d) 24C65-E/P: Automotive temperature, PDIP Kbit Smart Serial, 64 Kbit Smart Serial, DS21073K-page 21 ...

Page 22

... NOTES: DS21073K-page 22 © 2008 Microchip Technology Inc. ...

Page 23

... India. The Company’s quality system processes and procedures are for its PIC MCUs and dsPIC ® devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified ...

Page 24

W ORLDWIDE AMERICAS ASIA/PACIFIC Corporate Office Asia Pacific Office 2355 West Chandler Blvd. Suites 3707-14, 37th Floor Chandler, AZ 85224-6199 Tower 6, The Gateway Tel: 480-792-7200 Harbour City, Kowloon Fax: 480-792-7277 Hong Kong Technical Support: Tel: 852-2401-1200 http://support.microchip.com Fax: 852-2401-3431 ...

Related keywords