X28HC256D-12 XICOR [Xicor Inc.], X28HC256D-12 Datasheet

no-image

X28HC256D-12

Manufacturer Part Number
X28HC256D-12
Description
5 Volt, Byte Alterable E2PROM
Manufacturer
XICOR [Xicor Inc.]
Datasheet
V SS
I/O 0
I/O 1
I/O 2
X28HC256
256K
FEATURES
PIN CONFIGURATION
A14
A 12
©Xicor, Inc. 1991, 1995 Patents Pending
3859-2.8 8/5/97 T1/C0/D0 EW
A 7
A 6
A 5
A 4
A 3
A 2
A 1
A 0
Access Time: 70ns
Simple Byte and Page Write
—Single 5V Supply
—Self-Timed
Low Power CMOS:
—Active: 60mA
—Standby: 500 A
Software Data Protection
—Protects Data Against System Level
High Speed Page Write Capability
Highly Reliable Direct Write
—Endurance: 100,000 Write Cycles
—Data Retention: 100 Years
Early End of Write Detection
—DATA Polling
—Toggle Bit Polling
— No External High Voltages or V
— No Erase Before Write
— No Complex Programming Algorithms
—No Overerase Problem
Inadvertent Writes
PLASTIC DIP
1
2
3
4
5
6
7
8
9
10
11
12
13
14
FLAT PACK
Circuits
X28HC256
CERDIP
SOIC
3859 FHD F02
28
27
26
25
24
23
22
21
20
19
18
17
16
15
V CC
WE
A 13
A 8
A 9
A 11
OE
A 10
CE
I/O 7
I/O 6
I/O 5
I/0 4
I/O 3
I/O 0
NC
A 6
A 5
A 4
A 3
A 2
A 1
A 0
5
6
7
8
9
10
11
12
13
14 15 16 17 18 19 20
4
5 Volt, Byte Alterable E
Cell
3
X28HC256
2
PLCC
LCC
PP
1 32 31 30
Control
3859 FHD F03
X28HC256
29
28
27
26
25
24
23
22
21
A 8
A 9
A 11
NC
OE
A 10
CE
I/O 7
I/O 6
1
V SS
DESCRIPTION
The X28HC256 is a second generation high perfor-
mance CMOS 32K x 8 E
Xicor’s proprietary, textured poly floating gate tech-
nology, providing a highly reliable 5 Volt only nonvolatile
memory.
The X28HC256 supports a 128-byte page write opera-
tion, effectively providing a 24 s/byte write cycle and
enabling the entire memory to be typically rewritten in
less than 0.8 seconds. The X28HC256 also features
DATA Polling and Toggle Bit Polling, two methods of
providing early end of write detection. The X28HC256
also supports the JEDEC standard Software Data Pro-
tection feature for protecting against inadvertent writes
during power-up and power-down.
Endurance for the X28HC256 is specified as a minimum
100,000 write cycles per byte and an inherent data
retention of 100 years.
I/O 0
I/O 1
I/O 2
I/O 3
I/O 4
I/O 5
I/O 6
I/O 7
A 10
NC
NC
CE
A 2
A 1
A 0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
2
PROM
X28HC256
TSOP
Characteristics subject to change without notice
2
PROM. It is fabricated with
32K x 8 Bit
3859 ILL F22
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
A 3
A 4
A 5
A 6
A 7
A 12
A 14
NC
V CC
NC
WE
A 13
A 8
A 9
A 11
OE

Related parts for X28HC256D-12

X28HC256D-12 Summary of contents

Page 1

... The X28HC256 supports a 128-byte page write opera- tion, effectively providing a 24 s/byte write cycle and enabling the entire memory to be typically rewritten in less than 0.8 seconds. The X28HC256 also features DATA Polling and Toggle Bit Polling, two methods of providing early end of write detection. The X28HC256 ...

Page 2

... X28HC256 PIN DESCRIPTIONS Addresses (A – The Address inputs select an 8-bit memory location during a read or write operation. Chip Enable (CE) The Chip Enable input must be LOW to enable all read/ write operations. When CE is HIGH, power consumption is reduced. Output Enable (OE) The Output Enable input controls the data output buffers and is used to initiate read operations ...

Page 3

... Page Write Operation The page write feature of the X28HC256 allows the entire memory to be written in typically 0.8 seconds. Page write allows up to one hundred twenty-eight bytes of data to be consecutively written to the X28HC256 prior to the commencement of the internal programming cycle ...

Page 4

X28HC256 DATA POLLING I/O 7 Figure 2. DATA Polling Bus Sequence LAST WRITE I – Figure 3. DATA Polling Software Flow WRITE DATA WRITES COMPLETE? YES SAVE LAST DATA ...

Page 5

X28HC256 THE TOGGLE BIT I/O 6 Figure 4. Toggle Bit Bus Sequence LAST WRITE I I/O 6 beginning and ending state of I/O 6 will vary. Figure 5. Toggle Bit Software Flow ...

Page 6

X28HC256 HARDWARE DATA PROTECTION The X28HC256 provides two hardware features that protect nonvolatile data from inadvertent writes. • Default V Sense—All write functions are inhibited CC when V is 3.5V Typically. CC • Write Inhibit—Holding either OE LOW, WE HIGH, ...

Page 7

X28HC256 SOFTWARE DATA PROTECTION Figure 6. Timing Sequence—Byte or Page Write DATA AA ADDRESS 5555 CE WE Figure 7. Write Sequence for Software Data Protection WRITE DATA AA TO ADDRESS 5555 WRITE DATA 55 TO ADDRESS 2AAA ...

Page 8

X28HC256 RESETTING SOFTWARE DATA PROTECTION Figure 8. Reset Software Data Protection Timing Sequence V CC DATA AA 55 ADDRESS 5555 2AAA CE WE Figure 9. Write Sequence for resetting Software Data Protection WRITE DATA AA TO ADDRESS 5555 WRITE DATA ...

Page 9

... Because the X28HC256 has two power modes, standby and active, proper decoupling of the memory array is of prime concern. Enabling CE will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the l/Os ...

Page 10

X28HC256 ABSOLUTE MAXIMUM RATINGS* Temperature under Bias X28HC256 .................................. – +85 C X28HC256I, X28HC256M ......... – +135 C Storage Temperature ....................... – +150 C Voltage on any Pin with Respect to V .................................. –1V ...

Page 11

X28HC256 POWER-UP TIMING Symbol PUR (3) t PUW (3) t CAPACITANCE 1MHz Symbol I/O (9) C Input/Output Capacitance IN (9) C Input Capacitance ENDURANCE AND DATA RETENTION Parameter Endurance Data Retention A.C. ...

Page 12

X28HC256 A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.) Read Cycle Limits Symbol Parameter RC (5) t Read Cycle Time CE (5) t Chip Enable Access Time AA (5) t Address Access Time t Output Enable Access Time ...

Page 13

X28HC256 Write Cycle Limits Symbol WC (7) t Write Cycle Time t Address Setup Time AS t Address Hold Time AH t Write Setup Time CS t Write Hold Time CH CE Pulse Width HIGH Setup Time ...

Page 14

... Between successive byte writes within a page write operation, OE can be strobed LOW: e.g. this can be done with CE and Notes: (9) WE HIGH to fetch data from another memory device within the system for the next write; or with WE HIGH and CE LOW effectively performing a polling operation. (10) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the controlled write cycle timing ...

Page 15

X28HC256 DATA Polling Timing Diagram (11 ADDRESS I/O 7 Toggle Bit Timing Diagram (11 OEH OE HIGH Z I/O 6 *I/O beginning and ending state will vary, depending upon ...

Page 16

X28HC256 PACKAGING INFORMATION 28-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P PIN 1 INDEX PIN 1 SEATING PLANE 0.150 (3.81) 0.125 (3.17) 0.110 (2.79) 0.090 (2.29) TYP. 0.010 (0.25) NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 1.460 (37.08) 1.400 ...

Page 17

X28HC256 PACKAGING INFORMATION 28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D PIN 1 SEATING PLANE 0.200 (5.08) 0.125 (3.18) 0.110 (2.79) 0.090 (2.29) TYP. 0.100 (2.54) TYP. 0.010 (0.25) NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 1.490 (37.85) 1.435 ...

Page 18

X28HC256 PACKAGING INFORMATION 32-LEAD PLASTIC LEADED CHIP CARRIER PACKAGE TYPE J 0.420 (10.67) 0.045 (1.14 0.495 (12.57) 0.485 (12.32) TYP. 0.490 (12.45) 0.453 (11.51) 0.447 (11.35) TYP. 0.450 (11.43) 0.300 (7.62) REF. PIN 1 NOTES: 1. ALL DIMENSIONS ...

Page 19

X28HC256 PACKAGING INFORMATION 28-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S 0.1040 (2.6416) 0.0940 (2.3876) 0 – 8 NOTES: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. FORMED LEAD SHALL BE PLANAR WITH RESPECT TO ONE ANOTHER ...

Page 20

X28HC256 PACKAGING INFORMATION 32-PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE TYPE E 0.150 (3.81) BSC 0.015 (0.38) 0.003 (0.08) PIN 1 0.200 (5.08) BSC 0.028 (0.71) 0.022 (0.56) (32) PLCS. 0.458 (11.63) 0.442 (11.22) 0.458 (11.63) 0.300 (7.62) 32 NOTE: 1. ...

Page 21

X28HC256 PACKAGING INFORMATION 28-LEAD CERAMIC PIN GRID ARRAY PACKAGE TYPE TYP. 0.100 ALL LEADS PIN 1 INDEX 0.660 (16.76) 0.640 (16.26) NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS ...

Page 22

X28HC256 PACKAGING INFORMATION 0.740 (18.80) MAX. 0.006 (0.15) 0.003 (0.08) 0.370 (9.40) 0.250 (6.35) TYP. 0.300 2 PLCS. NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 28-LEAD CERAMIC FLAT PACK PIN 1 INDEX 1 28 0.440 (11.18) MAX. 0.180 ...

Page 23

X28HC256 PACKAGING INFORMATION SEE NOTE 2 8.02 (0.315) 7.98 (0.314) 1.18 (0.046) 1.02 (0.040) 0.58 (0.023) 0.42 (0.017) SOLDER PADS FOOTPRINT NOTE: 1. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES IN PARENTHESES). 32-LEAD THIN SMALL OUTLINE PACKAGE (TSOP) TYPE T ...

Page 24

X28HC256 ORDERING INFORMATION X28HC256 Device LIMITED WARRANTY Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied description regarding ...

Related keywords