Z86C8316PEC ZILOG [Zilog, Inc.], Z86C8316PEC Datasheet - Page 35

• Manufacturer Part Number: Z86C8316PEC
• Description: Z8 MCU MICROCONTROLLERS
• Manufacturer: ZILOG [Zilog, Inc.]

Z86C83/C84
Z8
FUNCTIONAL DESCRIPTION (Continued)
STOP-Mode Recovery Source (D2, D3, and D4).
These three bits of the SMR register specify the wake-up
source of the STOP recovery (Figure 37 and Table 12).
When the STOP-Mode Recovery Sources are selected in
this register then SMR2 register bits D0,D1 must be set to
zero. P33-P31 cannot wake up from Stop Mode if the input
lines are configured as analog inputs to the Analog
comparator or Analog-to-Digital Converter since the
Analog Comparator’s are powered down in Stop Mode.
Note: If the Port 2 pin is configured as an output, this
output level will be read by the SMR circuitry.
D4 D3 D2 Description of Action
STOP-Mode Recovery Delay Select (D5). This
High, enables the T
Recovery. The default configuration of this bit is "1". A
POR or WDT reset will override the selection and cause
the reset delay to occur.
35
0
0
0
0
1
1
1
1
SMR:432
®
MCU Microcontrollers
0
0
1
1
0
0
1
1
Table 12. STOP-Mode Recovery Source
0
1
0
1
0
1
0
1
Operation
POR and/or external reset recovery
Reserved
P31 transition (not in Analog Mode)
P32 transition (not in Analog Mode)
P33 transition (not in Analog Mode)
P27 transition
Logical NOR of P20 through P23
Logical NOR of P20 through P27
POR
/RESET delay after Stop-Mode
bit,
if
STOP-Mode Recovery Edge Select (D6). A "1" in this bit
position indicates that a high level on the output to the
exclusive Or-Gate input from the selected recovery source
wakes the Z86C83/C84 from STOP mode. A "0" indicates
low-level recovery. The default is 0 on POR. This bit is
used for either SMR or SMR2.
Cold or Warm Start (D7). This bit is set by the device
upon entering STOP mode. A 0 in this bit (cold) indicates
that the device resets by POR/WDT reset. A "1" in this bit
(warm) indicates that the device awakens by a Stop-Mode
Recovery source.
Note: A WDT reset out of Stop Mode will also set this bit
to a "1."
STOP-Mode Recovery Register 2 (SMR2). This register
contains additional Stop-Mode Recovery sources. When
the Stop-Mode Recovery sources are selected in this
register then SMR Register Bits D2, D3, and D4 must be 0.
SMR:10
D1
0
0
1
D0
0
1
0
Table 13. Stop-Mode Recovery Source
Operation
Description of Action
SMR2 disables source
Logical AND of P20 through P23
Logical AND of P20 through P27
DS96DZ80203