ALD500R ALD [Advanced Linear Devices], ALD500R Datasheet
![no-image](/images/no-image-200.jpg)
ALD500R
Related parts for ALD500R
ALD500R Summary of contents
Page 1
... INT AGND REF REF 9 N/C 10 N/C QE, PE, SE PACKAGE * N/C pin is connected internally. Connect Package Type 20L QSOP 20LCDIP ALD500R-50QE ALD500RA-20QE ALD500RAU-20QE ALD500RA-10QE ALD500RAU-10QE ALD500RA-20QEI ALD500RAU-20QEI ALD500RAU-20DE DGND 17 C OUT ...
Page 2
... This reading, when ratioed against the reference voltage, yields an accurate, absolute voltage measurement reading. The ALD500R analog processors consist of on-chip digital control circuitry to accept control inputs, integrating buffer amplifiers, analog switches, and voltage comparators and a highly accurate, ultra-stable voltage reference. ...
Page 3
... Unknown time period over which a known DINT ANALOG INPUT ( VOLTAGE REFERENCE ALD500RAU/ALD500RA/ALD500R V REF C INT R INT Actual data conversion is accomplished in two phases: Input Signal Integration Phase and Reference Voltage Deintegration Phase. The integrator output is initialized to 0V prior to the start of Input Signal Integration Phase. During Input Signal Integration ...
Page 4
... Notes 1, 2 0.020 +70 C 0.003 0.008 % Notes 1, 2 0.015 +70 C 0.3 0 +70 C 0.15 0.35 ppm/ C Notes 0.012 % 1.3 ppm +70 C Note -1 -0 AGND = ALD500RAU/ALD500RA/ALD500R ...
Page 5
... Typ Max 0.6 1.0 0.6 1 5.5 4.5 5.5 -5.5 -4.5 -5 0.4 0.4 3.5 1 0.01 0. Figure 3. ALD500R TIMING DIAGRAM 1 Conversion Cycle 0.5416 s 123,093 Clock Pulses 66.667 msec. Input Signal Reference Integration Voltage Phase Deintegration Phase Variable Fixed number number of of clock pulses clock pulses. by design max. number of clock pulses ~ = 246,185 ...
Page 6
... 2.0V Full Scale INT characteristics. ~ REF AZ Advanced Linear Devices = 0. 100K (1% metal film) REF REF 500RAU-50 Unit 500RA-50 500R-50 Min Typ Max 1.000 1.005 ppm/C -0.08 ppm/ 1000hrs 10 min. 5.5 4.5 5.5 V -4.5 -5.5 -4 ALD500RAU/ALD500RA/ALD500R Test Conditions Note 7 Note 7 Note 7 ...
Page 7
... Integrator Output Zero *SW + would be closed for a positive input signal ALD500RAU/ALD500RA/ALD500R is HIGH during the Integration phase when a positive input voltage is being integrated and OUT is undefined during the Auto-Zero phase. It should be monitored to OUT Logic 1 = power on. Logic 0 = power down. Switch Functions ...
Page 8
... The Integrator Output Zero phase should be activated (AB = 00) until C high. At this point, the integrator output is near zero. Auto Zero Phase should be entered (AB = 01) and the ALD500RAU/ ALD500RA/ALD500R is held in this state until the next conversion cycle. Advanced Linear Devices ...
Page 9
... Phase Control Inputs (A, B) The A and B logic inputs select the ALD500RAU/ALD500RA/ ALD500R operating phase. The A and B inputs are normally driven by a microprocessor I/O port or external logic, using CMOS logic levels. For logic control functions of A and B logic inputs, see Table 1. ...
Page 10
... C REF C and C AZ REF Calculate V REF The reference deintegration voltage is calculated using: V REF The ALD500RAU/ALD500RA/ALD500R requires an external is a INT order to operate properly. This R REF metal film 100K resistor, 50 ppm/C. Any other loading must . REF be high impedance ( 100M ). Converter Noise The converter noise is the total algebraic sum of the integrator ...
Page 11
... MAX DINT For t MAX = DINT INT equation (9) becomes MAX INT INT V = REF 2t INT ALD500RAU/ALD500RA/ALD500R DESIGN EXAMPLES We now apply these equations in the following design examples (1) DINT Design Example INT INT 1. Pick resolution = 16 bit. 2. Pick t t DINT (2) C INT (2a) 3 ...
Page 12
... INT range = 100 K For INT - (0.133333 INT = C = 0.67 F REF 266.667 msec. DINT INT as shown in Design Example 1, REF substituting the appropriate values MAX R INT INT INT V = REF t MAX DINT ~ = 1.005V ALD500RAU/ALD500RA/ALD500R ~ -6 )/4 = 0.67 F ...