XR16V2650IL32 EXAR [Exar Corporation], XR16V2650IL32 Datasheet - Page 34

no-image

XR16V2650IL32

Manufacturer Part Number
XR16V2650IL32
Description
HIGH PERFORMANCE DUART WITH 32-BYTE FIFO
Manufacturer
EXAR [Exar Corporation]
Datasheet
XR16V2650
HIGH PERFORMANCE DUART WITH 32-BYTE FIFO
EFR[6]: Auto RTS Flow Control Enable
RTS# output may be used for hardware flow control by setting EFR bit-6 to logic 1. When Auto RTS is
selected, an interrupt will be generated when the receive FIFO is filled to the selected trigger level and RTS de-
asserts HIGH at the next upper trigger level. RTS# will return LOW when FIFO data falls below the next lower
trigger level. The RTS# output must be asserted (LOW) before the auto RTS can take effect. RTS# pin will
function as a general purpose output when hardware flow control is disabled.
EFR[7]: Auto CTS Flow Control Enable
Automatic CTS Flow Control.
These registers are used as the programmable software flow control characters xoff1, xoff2, xon1, and xon2.
For more details, see
4.14.1
Logic 0 = Automatic RTS flow control is disabled (default).
Logic 1 = Enable Automatic RTS flow control.
Logic 0 = Automatic CTS flow control is disabled (default).
Logic 1 = Enable Automatic CTS flow control. Data transmission stops when CTS# input de-asserts HIGH.
Data transmission resumes when CTS# returns LOW.
Software Flow Control Registers (XOFF1, XOFF2, XON1, XON2) - Read/Write
Table
7.
PRELIMINARY
34
REV. P1.0.0

Related parts for XR16V2650IL32